5秒后页面跳转
BS616LV4011BI PDF预览

BS616LV4011BI

更新时间: 2022-12-14 13:33:36
品牌 Logo 应用领域
BSI 静态存储器
页数 文件大小 规格书
10页 232K
描述
Very Low Power/Voltage CMOS SRAM 256K X 16 bit

BS616LV4011BI 数据手册

 浏览型号BS616LV4011BI的Datasheet PDF文件第1页浏览型号BS616LV4011BI的Datasheet PDF文件第2页浏览型号BS616LV4011BI的Datasheet PDF文件第3页浏览型号BS616LV4011BI的Datasheet PDF文件第5页浏览型号BS616LV4011BI的Datasheet PDF文件第6页浏览型号BS616LV4011BI的Datasheet PDF文件第7页 
BSI  
BS616LV4011  
„ LOW VCC DATA RETENTION WAVEFORM ( CE Controlled )  
Data Retention Mode  
V
DR 1.5V  
Vcc  
Vcc  
t
Vcc  
R
t
CDR  
CE Vcc - 0.2V  
VIH  
VIH  
CE  
„ KEY TO SWITCHING WAVEFORMS  
„ AC TEST CONDITIONS  
Input Pulse Levels  
Vcc/0V  
5ns  
WAVEFORM  
INPUTS  
OUTPUTS  
Input Rise and Fall Times  
Input and Output  
MUST BE  
STEADY  
MUST BE  
STEADY  
Timing Reference Level  
0.5Vcc  
„ AC TEST LOADS AND WAVEFORMS  
MAY CHANGE  
FROM H TO L  
WILL BE  
CHANGE  
1269  
1269  
5PF  
FROM H TO L  
3.3V  
3.3V  
MAY CHANGE  
FROM L TO H  
WILL BE  
OUTPUT  
OUTPUT  
CHANGE  
FROM L TO H  
100PF  
,
INCLUDING  
INCLUDING  
DON T CARE:  
CHANGE :  
STATE  
1404  
1404  
JIG AND  
SCOPE  
JIG AND  
SCOPE  
ANY CHANGE  
PERMITTED  
UNKNOWN  
FIGURE 1A  
FIGURE 1B  
DOES NOT  
APPLY  
CENTER  
LINE IS HIGH  
IMPEDANCE  
”OFF ”STATE  
THEVENIN EQUIVALENT  
667  
OUTPUT  
1.73V  
ALL INPUT PULSES  
Vcc  
GND  
10%  
90% 90%  
10%  
5ns  
FIGURE 2  
„ AC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70oC , Vcc = 3.0V )  
READ CYCLE  
JEDEC  
PARAMETER  
NAME  
BS616LV4011-70  
MIN. TYP. MAX.  
BS616LV4011-10  
MIN. TYP. MAX.  
PARAMETER  
NAME  
DESCRIPTION  
Read Cycle Time  
UNIT  
tAVAX  
tAVQV  
tELQV  
tBA  
tGLQV  
tELQX  
tBE  
tGLQX  
tEHQZ  
tBDO  
tRC  
tAA  
70  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
100  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
100  
100  
50  
50  
--  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Access Time  
70  
70  
35  
35  
--  
tACS  
tBA (1)  
tOE  
tCLZ  
tBE  
tOLZ  
tCHZ  
tBDO  
tOHZ  
Chip Select Access Time  
(CE)  
--  
--  
Data Byte Control Access Time  
Output Enable to Output Valid  
Chip Select to Output Low Z  
Data Byte Control to Output Low Z  
Output Enable to Output in Low Z  
Chip Deselect to Output in High Z  
Data Byte Control to Output High Z  
Output Disable to Output in High Z  
(LB,UB)  
--  
--  
--  
--  
(CE)  
10  
10  
10  
0
15  
15  
15  
0
(LB,UB)  
--  
--  
--  
--  
(CE)  
35  
35  
30  
40  
40  
35  
(LB,UB)  
0
0
tGHQZ  
0
0
tAXOX  
tOH  
Output Disable to Address Change  
10  
--  
--  
15  
--  
--  
ns  
NOTE :  
1. tBA is 35ns/50ns (@speed=70ns/100ns) with address toggle. ; tBA is 70ns/100ns (@speed=70ns/100ns) without address toggle.  
Revision 2.4  
April 2002  
R0201-BS616LV4011  
4

与BS616LV4011BI相关器件

型号 品牌 描述 获取价格 数据表
BS616LV4011DC BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格

BS616LV4011DI BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格

BS616LV4011EC BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格

BS616LV4011EI BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格

BS616LV4015 BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格

BS616LV4015AC BSI Very Low Power/Voltage CMOS SRAM 256K X 16 bit

获取价格