5秒后页面跳转
AZ6124 PDF预览

AZ6124

更新时间: 2024-10-27 06:38:55
品牌 Logo 应用领域
德州仪器 - TI 输出元件双倍数据速率
页数 文件大小 规格书
67页 2167K
描述
12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

AZ6124 数据手册

 浏览型号AZ6124的Datasheet PDF文件第2页浏览型号AZ6124的Datasheet PDF文件第3页浏览型号AZ6124的Datasheet PDF文件第4页浏览型号AZ6124的Datasheet PDF文件第5页浏览型号AZ6124的Datasheet PDF文件第6页浏览型号AZ6124的Datasheet PDF文件第7页 
ADS6125, ADS6124  
ADS6123, ADS6122  
www.ti.com  
SLAS560AOCTOBER 2007REVISED MARCH 2008  
12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS  
1
FEATURES  
DESCRIPTION  
Maximum Sample Rate: 125 MSPS  
12-Bit Resolution with No Missing Codes  
ADS6125/ADS6124/ADS6123/ADS6122 (ADS612X)  
is a family of 12-bit A/D converters with sampling  
frequencies up to 125 MSPS. It combines high  
3.5 dB Coarse Gain and up to 6 dB  
Programmable Fine Gain for SNR/SFDR  
Trade-Off  
performance and low power consumption in  
a
compact 32 QFN package. Using an internal high  
bandwidth sample and hold and a low jitter clock  
buffer helps to achieve high SNR and high SFDR  
even at high input frequencies.  
Parallel CMOS and Double Data Rate (DDR)  
LVDS Output Options  
Supports Sine, LVCMOS, LVPECL, LVDS Clock  
Inputs and Clock Amplitude Down to 400 mVPP  
It features coarse and fine gain options that are used  
to improve SFDR performance at lower full-scale  
analog input ranges.  
Clock Duty Cycle Stabilizer  
Internal Reference with Support for External  
Reference  
The digital data outputs are either parallel CMOS or  
DDR LVDS (Double Data Rate). Several features  
exist to ease data capture such as — controls for  
output clock position and output buffer drive strength,  
and LVDS current and internal termination  
programmability.  
No External Decoupling Required for  
References  
Programmable Output Clock Position and  
Drive Strength to Ease Data Capture  
3.3 V Analog and 1.8 V to 3.3 V Digital Supply  
32-QFN Package (5 mm × 5 mm)  
The output interface type, gain, and other functions  
are programmed using a 3-wire serial interface.  
Alternatively, some of these functions are configured  
using dedicated parallel pins so that the device  
comes up in the desired state after power-up.  
Pin Compatible 12-Bit Family (ADS612X)  
APPLICATIONS  
Wireless Communications Infrastructure  
Software Defined Radio  
Power Amplifier Linearization  
802.16d/e  
Test and Measurement Instrumentation  
High Definition Video  
ADS612X includes internal references, while  
eliminating the traditional reference pins and  
associated external decoupling. External reference  
mode is also supported.  
The devices are specified over the industrial  
temperature range (–40°C to 85°C).  
Medical Imaging  
Radar Systems  
ADS612X Performance Summary  
ADS6125  
90  
ADS6124  
91  
ADS6123  
93  
ADS6122  
95  
Fin = 10 MHz (0 dB gain)  
Fin = 170 MHz (3.5 dB gain)  
Fin = 10 MHz (0 dB gain)  
Fin = 170 MHz (3.5 dB gain)  
Power, mW  
SFDR, dBc  
78  
82  
83  
84  
71.1  
67.6  
417  
71.3  
69.1  
374  
71.5  
69.2  
318  
71.6  
69.8  
285  
SINAD, dBFS  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2007–2008, Texas Instruments Incorporated  

与AZ6124相关器件

型号 品牌 获取价格 描述 数据表
AZ6125 TI

获取价格

12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
AZ6208B BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BM BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BM-E1 BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BMTR BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BMTR-E1 BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BQ9 BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ6208BQ9-E1 BCDSEMI

获取价格

REVERSIBLE MOTOR DRIVER
AZ62P42 TI

获取价格

DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
AZ62P43 TI

获取价格

DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS