5秒后页面跳转
ATF1504ASVL-20AU100 PDF预览

ATF1504ASVL-20AU100

更新时间: 2024-01-24 09:58:39
品牌 Logo 应用领域
爱特美尔 - ATMEL 可编程逻辑器件
页数 文件大小 规格书
31页 559K
描述
Low-voltage, Complex Programmable Logic Device

ATF1504ASVL-20AU100 数据手册

 浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第6页浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第7页浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第8页浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第10页浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第11页浏览型号ATF1504ASVL-20AU100的Datasheet PDF文件第12页 
ATF1504ASV(L)  
All power-down AC characteristic parameters are computed from external input or I/O  
pins, with reduced-power bit turned on. For macrocells in reduced-power mode  
(reduced-power bit turned on), the reduced-power adder, tRPA, must be added to the AC  
parameters, which include the data paths tLAD, tLAC, tIC, tACL, tACH and tSEXP  
.
The ATF1504ASV(L) macrocell also has an option whereby the power can be reduced  
on a per macrocell basis. By enabling this power-down option, macrocells that are not  
used in an application can be turned down, thereby reducing the overall power con-  
sumption of the device.  
Each output also has individual slew rate control. This may be used to reduce system  
noise by slowing down outputs that do not need to operate at maximum speed. Outputs  
default to slow switching, and may be specified as fast switching in the design file.  
Design Software  
Support  
ATF1504ASV(L) designs are supported by several industry standard third party tools.  
Automated fitters allow logic synthesis using a variety of high-level description lan-  
guages and formats.  
Power-up Reset  
The ATF1504ASV is designed with a power-up reset, a feature critical for state machine  
initialization. At a point delayed slightly from VCC crossing VRST, all registers will be ini-  
tialized, and the state of each output will depend on the polarity of its buffer. However,  
due to the asynchronous nature of reset and uncertainty of how VCC actually rises in the  
system, the following conditions are required:  
1. The VCC rise must be monotonic,  
2. After reset occurs, all input and feedback setup times must be met before driving  
the clock pin high, and,  
3. The clock must remain stable during TD.  
The ATF1504ASV has two options for the hysteresis about the reset level, VRST, Small  
and Large. To ensure a robust operating environment in applications where the device  
is operated near 3.0V, Atmel recommends that during the fitting process users configure  
the device with the Power-up Reset hysteresis set to Large. For conversions, Atmel  
POF2JED users should include the flag “-power_reset” on the command line after “file-  
name.POF”. To allow the registers to be properly reinitialized with the Large hysteresis  
option selected, the following condition is added:  
4. If VCC falls below 2.0V, it must shut off completely before the device is turned on  
again.  
When the Large hysteresis option is active, ICC is reduced by several hundred micro-  
amps as well.  
Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATF1504ASV(L) fuse  
patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature  
remains accessible.  
9
1409J–PLD–6/05  

与ATF1504ASVL-20AU100相关器件

型号 品牌 描述 获取价格 数据表
ATF1504ASVL-20AU44 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL-20JC44 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL-20JC68 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL-20JC84 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL-20JI44 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格

ATF1504ASVL-20JI68 ATMEL Low-voltage, Complex Programmable Logic Device

获取价格