5秒后页面跳转
ATF1504ASVL-20AC44 PDF预览

ATF1504ASVL-20AC44

更新时间: 2024-01-31 01:21:13
品牌 Logo 应用领域
爱特美尔 - ATMEL 可编程逻辑器件输入元件异步传输模式ATM时钟
页数 文件大小 规格书
29页 312K
描述
Low-voltage, Complex Programmable Logic Device

ATF1504ASVL-20AC44 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:TQFP, TQFP44,.47SQ,32
针数:44Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.46
其他特性:YES最大时钟频率:83.3 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G44
JESD-609代码:e0JTAG BST:YES
长度:10 mm湿度敏感等级:3
专用输入次数:I/O 线路数量:32
宏单元数:64端子数量:44
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:TQFP
封装等效代码:TQFP44,.47SQ,32封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE峰值回流温度(摄氏度):240
电源:2.5/3.3,3.3 V可编程逻辑类型:EE PLD
传播延迟:20 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:10 mm
Base Number Matches:1

ATF1504ASVL-20AC44 数据手册

 浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第5页浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第6页浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第7页浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第9页浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第10页浏览型号ATF1504ASVL-20AC44的Datasheet PDF文件第11页 
Input Diagram  
I/O Diagram  
Speed/Power  
Management  
The ATF1504ASV(L) has several built-in speed and power management features. The  
ATF1504ASV(L) contains circuitry that automatically puts the device into a low power  
standby mode when no logic transitions are occurring. This not only reduces power con-  
sumption during inactive periods, but also provides proportional power savings for most  
applications running at system speeds below 5 MHz. This feature may be selected as a  
device option.  
To further reduce power, each ATF1504ASV(L) macrocell has a reduced-power bit fea-  
ture. This feature allows individual macrocells to be configured for maximum power  
savings. This feature may be selected as a design option.  
All ATF1504ASV(L) also have an optional power-down mode. In this mode, current  
drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins  
(or both) can be used to power down the part. The power-down option is selected in the  
design source file. When enabled, the device goes into power down when either PD1 or  
PD2 is high. In the power-down mode, all internal logic signals are latched and held, as  
are any enabled outputs.  
All pin transitions are ignored until the PD pin is brought low. When the power-down fea-  
ture is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However,  
the pins macrocell may still be used to generate buried foldback and cascade logic  
signals.  
8
ATF1504ASV(L)  
1409IPLD2/03  

ATF1504ASVL-20AC44 替代型号

型号 品牌 替代类型 描述 数据表
ATF1504ASVL-20AU44 ATMEL

类似代替

Low-voltage, Complex Programmable Logic Device

与ATF1504ASVL-20AC44相关器件

型号 品牌 获取价格 描述 数据表
ATF1504ASVL-20AI100 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20AI44 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20AU100 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20AU44 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JC44 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JC68 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JC84 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JI44 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JI68 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device
ATF1504ASVL-20JI84 ATMEL

获取价格

Low-voltage, Complex Programmable Logic Device