Datasheet > AS7C33512PFS32A-225TQI

AS7C33512PFS32A-225TQI

更新时间： 2024-02-25 14:51:54

品牌	Logo	应用领域
ALSC		静态存储器
页数	文件大小	规格书
21页	463K
描述
Standard SRAM, 512KX32, 6.9ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AS7C33512PFS32A-225TQI 数据手册

浏览型号AS7C33512PFS32A-225TQI的Datasheet PDF文件第6页

浏览型号AS7C33512PFS32A-225TQI的Datasheet PDF文件第7页

浏览型号AS7C33512PFS32A-225TQI的Datasheet PDF文件第8页

浏览型号AS7C33512PFS32A-225TQI的Datasheet PDF文件第10页

浏览型号AS7C33512PFS32A-225TQI的Datasheet PDF文件第11页

AS7C33512PFS32A

AS7C33512PFS36A

IEEE 1149.1 serial boundary scan (JTAG)

The SRAM incorporates a serial boundary scan test access port (TAP). The port operates in accordance with IEEE Standard 1149.1-1990 but

does not have the set of functions required for full 1149.1 compliance. The inclusion of these functions would place an added delay in the

critical speed path of the SRAM. The TAP controller functionality does not conflict with the operation of other devices using 1149.1 fully

compliant TAPs. It uses JEDEC-standard 2.5V I/ O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG feature

If the JTAG function is not being implemented, its pins/ balls can be left unconnected. At power-up, the device will come up in a reset state

which will not interfere with the operation of the device.

TAP controller state diagram

TAP controller block diagram

ꢀ(,ꢀ)

ꢅ

/12*ꢛ

ꢉ

ꢅ

,(/(ꢛꢀ

ꢅ

,(/(ꢛꢀ

*+),ꢛ'ꢋ

+&ꢋ)ꢀ(,ꢀ0

*$/(

86ꢑꢘꢔꢔꢄ+ꢎ!ꢒꢔꢍꢎꢐ

ꢉ

$+),ꢛ'ꢋ

,ꢎꢜꢎꢞꢍꢒꢌꢓ

ꢛꢒꢐꢞ"ꢒꢍꢐ6

,ꢎꢜꢎꢞꢍꢒꢌꢓ

ꢛꢒꢐꢞ"ꢒꢍꢐ6

ꢈ

ꢅ ꢉ

ꢉ

*ꢓꢔꢍꢐ"ꢞꢍꢒꢌꢓꢄ+ꢎ!ꢒꢔꢍꢎꢐ

ꢀ$*

ꢀ$1

ꢅ

# #

ꢈ

ꢖꢅꢖꢉ ꢈ7

ꢅ ꢉ

ꢛ'ꢃꢀ&+()$+

ꢉ

ꢛ'ꢃꢀ&+()*+

ꢉ

*ꢙꢎꢓꢍꢒ ꢒꢞꢘꢍꢒꢌꢓꢄ+ꢎ!ꢒꢔꢍꢎꢐ

# # # #

ꢈ

ꢇ

ꢅ ꢉ

ꢅ

8ꢌ"ꢓꢙꢘꢐ6ꢄ,ꢞꢘꢓꢄ+ꢎ!ꢒꢔꢍꢎꢐ

,-*ꢂꢀ)$+

ꢅ

ꢉ

,-*ꢂꢀ)*+

ꢅ

ꢉ

ꢅ

(.*ꢀꢅ)*+

ꢉ

(.*ꢀꢅ)$+

ꢉ

ꢀꢛ5

ꢀ4,

ꢀ'ꢃꢄꢛꢌꢓꢍꢐꢌꢜꢜꢎꢐ

ꢃ'&,()*+

ꢅ

ꢃ'&,()$+

ꢅ

ꢉ

ꢅ

ꢄꢇꢄ9ꢄꢗꢖꢄ ꢌꢐꢄꢍꢝꢎꢄꢇꢅꢚꢄꢞꢌꢓ ꢒ!"ꢐꢘꢍꢒꢌꢓꢕꢄꢇꢄ9ꢄ:ꢈꢄ ꢌꢐꢄꢍꢝꢎꢄꢇꢖ%ꢄꢞꢌꢓ ꢒ!"ꢐꢘꢍꢒꢌꢓ#

ꢉ

(.*ꢀꢈ)$+

ꢅ

(.*ꢀꢈ)*+

ꢅ

&ꢃ$'ꢀ()*+

&ꢃ$'ꢀ()$+

ꢅ

ꢉ

ꢅ

ꢉ

ꢀꢁꢂꢃꢄꢄꢀꢝꢎꢄꢉꢄꢌꢐꢄꢅꢄꢓꢎꢇꢍꢄꢍꢌꢄꢎꢘꢞꢝꢄꢔꢍꢘꢍꢎꢄꢐꢎꢑꢐꢎꢔꢎꢓꢍꢔꢄꢍꢝꢎꢄ3ꢘꢜ"ꢎꢄꢌ ꢄꢀ4,ꢄꢘꢍꢄꢍꢝꢎꢄꢐꢒꢔꢒꢓ!ꢄꢎꢙ!ꢎꢄꢌ ꢄꢀꢛ5#

Test access port (TAP)

Test clock (TCK)

The test clock is used with only the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling

edge of TCK.

Test mode select (TMS)

The TAP controller receives commands from TMS input. It is sampled on the rising edge of TCK. You can leave this pin/ ball unconnected if the

TAP is not used. The pin/ ball is pulled up internally, resulting in a logic high level.

12/ 2/ 02, v. 0.9.8 Advance Info

Alliance Semiconductor

9 of 21

1...6 7 8910 11 12...21

中文翻译

下载PDF

与AS7C33512PFS32A-225TQI相关器件

型号	品牌	描述	获取价格	数据表
AS7C33512PFS32A-250BC	ALSC	Standard SRAM, 512KX32, 6.5ns, CMOS, PBGA165, BGA-165	获取价格
AS7C33512PFS32A-250TQC	ALSC	Standard SRAM, 512KX32, 6.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100	获取价格
AS7C33512PFS36A-133TQC	ALSC	3.3V 512K x 32/36 pipelined burst synchronous SRAM	获取价格
AS7C33512PFS36A-133TQCN	ALSC	3.3V 512K x 32/36 pipelined burst synchronous SRAM	获取价格
AS7C33512PFS36A-133TQI	ALSC	3.3V 512K x 32/36 pipelined burst synchronous SRAM	获取价格
AS7C33512PFS36A-133TQIN	ALSC	3.3V 512K x 32/36 pipelined burst synchronous SRAM	获取价格

与AS7C33512PFS32A-225TQI相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

5
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

5
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

AS7C33512PFS32A-225TQI

AS7C33512PFS32A-225TQI 数据手册

与AS7C33512PFS32A-225TQI相关器件

与AS7C33512PFS32A-225TQI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AS7C33512PFS32A-225TQI

AS7C33512PFS32A-225TQI 数据手册

与AS7C33512PFS32A-225TQI相关器件

与AS7C33512PFS32A-225TQI相关文章

您还可以找

您在本页遇到什么问题？