5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> AS7C31024-20JC
AS7C31024-20JC PDF预览

AS7C31024-20JC

更新时间： 2024-01-04 16:55:52
品牌 Logo 应用领域
ALSC 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
9页 199K
描述
5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

阅读下载

中文翻译

获取价格

AS7C31024-20JC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP32,.3
针数：32Reach Compliance Code：unknown
ECCN代码：3A991.B.2.BHTS代码：8542.32.00.41
风险等级：5.72Is Samacsys：N
最长访问时间：20 nsI/O 类型：COMMON
JESD-30 代码：R-PDIP-T32JESD-609代码：e0
内存密度：1048576 bit内存集成电路类型：STANDARD SRAM
内存宽度：8功能数量：1
端口数量：1端子数量：32
字数：131072 words字数代码：128000
工作模式：ASYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：128KX8
输出特性：3-STATE可输出：YES
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP32,.3封装形状：RECTANGULAR
封装形式：IN-LINE并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
认证状态：Not Qualified最大待机电流：0.0005 A
最小待机电流：2 V子类别：SRAMs
最大压摆率：0.065 mA最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：NO技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
Base Number Matches：1

AS7C31024-20JC 数据手册

 浏览型号AS7C31024-20JC的Datasheet PDF文件第1页浏览型号AS7C31024-20JC的Datasheet PDF文件第3页浏览型号AS7C31024-20JC的Datasheet PDF文件第4页浏览型号AS7C31024-20JC的Datasheet PDF文件第5页浏览型号AS7C31024-20JC的Datasheet PDF文件第6页浏览型号AS7C31024-20JC的Datasheet PDF文件第7页 
AS7C1024  
AS7C31024  
®
Functional description  
The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices  
organized as 131,072 words × 8 bits. It is designed for memory applications where fast data access, low power, and simple  
interfacing are desired.  
Equal address access and cycle times (tAA, tRC, tWC) of 10/ 12/ 15/ 20 ns with output enable access times (tOE) of 5/ 6/ 8/ 10 ns  
are ideal for high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with  
multiple-bank systems.  
When CE1 is high or CE2 is low the devices enter standby mode. If inputs are still toggling, the device will consume I power.  
SB  
If the bus is static, then full standby power is reached (ISB1 or ISB2). For example, the AS7C31024 is guaranteed not to exceed  
0.33mW under nominal full standby conditions. All devices in this family will retain data when VCC is reduced as low as 2.0V.  
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/ O0-  
I/ O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid  
bus contention, external devices should drive I/ O pins only after outputshave been disabled with output enable ( OE) or write  
enable (WE).  
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) high.  
The chips drive I/ O pins with the data word referenced by the input address. When either chip enable is inactive, output  
enable is inactive, or write enable is active, output drivers stay in high-impedance mode.  
Absolute maximum ratings  
Parameter  
Symbol  
Min  
–0.50  
-0.50  
–0.50  
–
Max  
+7.0  
Unit  
V
AS7C1024  
V
t1  
Voltage on VCC relative to GND  
AS7C31024  
V
+5.0  
V
t1  
Voltage on any pin relative to GND  
Power dissipation  
V
VCC +0.50  
1.0  
V
t2  
PD  
W
Storage temperature (plastic)  
Ambient temperature with VCC applied  
DC current into outputs (low)  
Tstg  
–65  
–55  
–
+150  
+125  
20  
°C  
°C  
mA  
Tbias  
IOUT  
Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional  
operation of the device at these or any other conditions outside those indicated in the operational sections of this specificati on is not implied. Exposure to  
absolute maximum rating conditions for extended periods may affect reliability.  
Truth table  
CE1  
H
X
L
CE2  
X
WE  
X
OE  
X
Data  
Mode  
High Z  
High Z  
High Z  
DOUT  
Standby (ISB, ISB1  
Standby (ISB, ISB1  
)
)
L
X
X
H
H
H
Output disable (ICC)  
Read (ICC)  
L
H
H
L
L
H
L
X
D
Write (ICC)  
IN  
Key: X = Don’t Care, L = Low, H = High  
2
ALLIANCE SEMICONDUCTOR  
11/ 29/ 00  
1234567...9

中文翻译

下载PDF

与AS7C31024-20JC相关器件

型号 品牌 描述 获取价格 数据表
AS7C31024-20JI ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格
AS7C31024-20PC ETC x8 SRAM

获取价格
AS7C31024-20TC ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格
AS7C31024-20TI ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格
AS7C31024-20TJC ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格
AS7C31024-20TJI ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格

与AS7C31024-20JC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证