5秒后页面跳转
AS6UA5128-70HFC PDF预览

AS6UA5128-70HFC

更新时间: 2022-12-01 21:06:40
品牌 Logo 应用领域
ALSC 静态存储器
页数 文件大小 规格书
11页 218K
描述
SRAM

AS6UA5128-70HFC 数据手册

 浏览型号AS6UA5128-70HFC的Datasheet PDF文件第1页浏览型号AS6UA5128-70HFC的Datasheet PDF文件第2页浏览型号AS6UA5128-70HFC的Datasheet PDF文件第3页浏览型号AS6UA5128-70HFC的Datasheet PDF文件第5页浏览型号AS6UA5128-70HFC的Datasheet PDF文件第6页浏览型号AS6UA5128-70HFC的Datasheet PDF文件第7页 
AS6UA5128  
Read cycle (over the operating range)  
–55  
–70  
–100  
Parameter  
Read cycle time  
Symbol  
tRC  
Min  
55  
Max  
Min  
70  
Max  
Min  
100  
Max  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Notes  
Address access time  
tAA  
55  
55  
25  
70  
70  
35  
100  
100  
50  
3
3
Chip select (CS) access time  
Output enable (OE) access time  
Output hold from address change  
CS low to output in low Z  
CS high to output in high Z  
OE low to output in low Z  
OE high to output in high Z  
Power up time  
tACS  
tOE  
tOH  
10  
10  
0
10  
10  
0
15  
10  
0
5
tCLZ  
tCHZ  
tOLZ  
tOHZ  
tPU  
4, 5  
4, 5  
4, 5  
4, 5  
4, 5  
S
20  
20  
20  
5
5
5
0
20  
0
20  
0
20  
0
0
0
Power down time  
tPD  
55  
–S  
70  
100  
Shaded areas indicate preliminary information.  
Key to switching waveforms  
Rising input  
Falling input  
Undefined/ dont care  
Read waveform 1 (address controlled)  
t
RC  
Address  
t
AA  
t
t
OH  
OH  
D
Previous data valid  
Data valid  
OUT  
Read waveform 2 (CS, OE controlled)  
t
RC1  
CS  
t
OE  
OE  
t
t
OHZ  
OLZ  
t
t
ACE  
CHZ  
D
OUT  
Data valid  
t
CLZ  
t
PD  
I
CC  
t
Supply  
current  
PU  
I
SB  
50%  
50%  
4
ALLIANCE SEMICONDUCTOR  
7/ 14/ 00