Data Sheet
GigaTLynxTM SMT Non-isolated Power Modules:
4.5 – 14Vdc input; 0.7Vdc to 2.0Vdc, 50A Output
September 7, 2011
Test Configurations
Design Considerations
Input Filtering
CURRENT PROBE
VIN(+)
TO OSCILLOSCOPE
The Giga TLynxTM module should be connected to a
low ac-impedance source. A highly inductive source
can affect the stability of the module. An input
capacitance must be placed directly adjacent to the
input pin of the module, to minimize input ripple voltage
and ensure module stability.
LTEST
1μH
CIN
CS 1000μF
Electrolytic
2x100μF
Tantalum
E.S.R.<0.1Ω
To minimize input voltage ripple, ceramic capacitors
are recommended at the input of the module. Figure 22
shows the input ripple voltage for various output
voltages at maximum load current with 2x22 µF or
4x22 µF or 4x47 µF ceramic capacitors and an input of
12V.
@ 20°C 100kHz
COM
NOTE: Measure input reflected ripple current with a simulated
source inductance (LTEST) of 1μH. Capacitor CS offsets
possible battery impedance. Measure current as shown
above.
250
2x22uF
Figure 19. Input Reflected Ripple Current Test Setup.
225
4x22uF
4x47uF
200
175
150
125
100
75
COPPER STRIP
RESISTIVE
Vo+
LOAD
10uF
0.1uF
COM
SCOPE USING
BNC SOCKET
50
GROUND PLANE
1
1.25
1.5
1.75
2
NOTE: All voltage measurements to be taken at the module
terminals, as shown above. If sockets are used then
Kelvin connections are required at the module terminals
to avoid measurement errors due to socket contact
resistance.
Output Voltage (Vdc)
Figure 22. Input ripple voltage for various output
voltages with 2x22 µF, 4x22 µF or 4x47 µF ceramic
capacitors at the input (maximum load). Input voltage
is 12V
Figure 20. Output Ripple and Noise Test Setup.
Output Filtering
Rdistribution Rcontact
Rcontact Rdistribution
VIN(+)
VO
The Giga TLynxTM modules are designed for low output
ripple voltage and will meet the maximum output ripple
specification with 0.1 µF ceramic and 10 µF ceramic
capacitors at the output of the module. However,
additional output filtering may be required by the system
designer for a number of reasons. First, there may be a
need to further reduce the output ripple and noise of the
module. Second, the dynamic response characteristics
may need to be customized to a particular load step
change.
RLOAD
VO
VIN
Rdistribution Rcontact
Rcontact Rdistribution
COM
COM
NOTE: All voltage measurements to be taken at the module
terminals, as shown above. If sockets are used then
Kelvin connections are required at the module terminals
to avoid measurement errors due to socket contact
resistance.
To reduce the output ripple and improve the dynamic
response to a step load change, additional capacitance at
the output can be used. Low ESR polymer and ceramic
capacitors are recommended to improve the dynamic
response of the module. Figure 23 provides output ripple
information for different external capacitance values at
various Vo and for full load currents. For stable operation
of the module, limit the capacitance to less than the
maximum output capacitance as specified in the electrical
specification table. Optimal performance of the module
can be achieved by using the Tunable Loop feature described
later in this data sheet.
Figure 21. Output Voltage and Efficiency Test Setup.
VO. IO
Efficiency
=
x
100 %
η
VIN. IIN
LINEAGE POWER
8
5秒后页面跳转
深入解析CS8416引脚说明、参数、技术特点
TPA3116D2功放芯片参数详解、引脚说明
移位寄存器74HC165引脚说明、驱动程序示例解读
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
