Plerow APL0050
PLL Module
Features
Description
The plerowTM PLL synthesizer module was
designed for use in wireless and wireline
systems in a wide range of frequency from
50 MHz to 6 GHz. ASB’s PLL provides
exceptionally low spurious and phase noise
performance with fast locking time and low
current consumption. All products are
available in a surface-mount type package.
· +5 dBm Output Level at 50 MHz
· Channel Step Size : 100 kHz
· 2nd Harmonic : < -20 dBc
· Spurious Level : < -70 dBc
· Lock Time : < 10 ms
· 17 mA Current Consumption
Specifications
Max.
Parameter
Frequency Range
Output Power
Unit
MHz
dBm
V
Min.
45
Typical
50
More Information
Website: www.asb.co.kr
E-mail: sales@asb.co.kr
55
6
4
5
Supply Voltage
4.7
5.0
17
5.3
30
Current Consumption
Channel Step Size
2nd Harmonics
mA
Tel: (82) 42-528-7220
Fax: (82) 42-528-7222
ASB, Inc., 4th Fl. Venture Town
Bldg, KT HRDC, 367-17
Goijeong-Dong, Seo-Gu,
Daejeon, 302-716, Korea
kHz
dBc
dBc
ms
100
-23
-78
3
-20
-70
10
Spurious Level
Lock Time
Reference Frequency
Reference Input Level
Phase Noise (C / N)
@ 10 kHz
MHz
dBm
10
-5
0
5
dBc/Hz
dBc/Hz
Ω
-112
-124
-110
-107
-118
@ 100 kHz
-121
Output Impedance
Operating Temp. Range
Package Type & Size
50
-40
25
85
°C
mm
SMT, 19.0W×19.0L×5.8H
1) Measurement conditions are as follows: T = 25°C, VCC = 5 V, Freq. = 50 MHz, 50 ohm system.
Outline Drawing
Top View
Bottom View
Dimension (mm)
Pin Configuration
CLOCK
A
B
C
D
E
F
G
H
I
19.0
19.0
5.8
1.5
0.5
1.75
1.35
15.0
0.9
1
2
3
4
9
D
E
F
DATA
ENABLE
OSC IN
A
C
VCC (VCO)
13
15
16
RF OUT
VCP (PLL)
LOCK DETECT
Ground
I
H
G
Others
Tolerance: ± 0.2
B
Side View
1/1
www.asb.co.kr
March 2004