TABLE OF CONTENTS
Chip Erase Command Sequence .................................................25
Sector Erase Command Sequence .............................................. 25
Erase Suspend/Erase Resume Commands ................................ 26
Figure 4. Erase Operation .................................................................... 26
Command Definitions ................................................................... 27
Table 14. Am29DL162D/163D/164D Command Definitions ................. 27
Write Operation Status . . . . . . . . . . . . . . . . . . . . 28
DQ7: Data# Polling ......................................................................28
Figure 5. Data# Polling Algorithm ......................................................... 28
RY/BY#: Ready/Busy# ................................................................. 29
DQ6: Toggle Bit I ..........................................................................29
Figure 6. Toggle Bit Algorithm .............................................................. 29
DQ2: Toggle Bit II .........................................................................30
Reading Toggle Bits DQ6/DQ2 .................................................... 30
DQ5: Exceeded Timing Limits ...................................................... 30
DQ3: Sector Erase Timer .............................................................30
Table 15. Write Operation Status ......................................................... 31
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 32
Figure 7. Maximum Negative Overshoot Waveform............................. 32
Figure 8. Maximum Positive Overshoot Waveform ............................. 32
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 6
Special Handling Instructions for FBGA Package ..........................7
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 10
Table 1. Am29DL162D/163D/164D Device Bus Operations .................10
Word/Byte Configuration .............................................................. 10
Requirements for Reading Array Data .........................................10
Writing Commands/Command Sequences ..................................11
Accelerated Program Operation ...............................................11
Autoselect Functions .................................................................11
Simultaneous Read/Write Operations with Zero Latency ............11
Standby Mode .............................................................................. 11
Automatic Sleep Mode .................................................................11
RESET#: Hardware Reset Pin .....................................................12
Output Disable Mode ...................................................................12
Table 2. Am29DL162D/163D/164D Device Bank Divisions ..................12
Table 3. Sector Addresses for Top Boot Sector Devices ......................13
Table 4. SecSi Sector Addresses for Top Boot Devices .................. 13
Table 5. Sector Addresses for Bottom Boot Sector Devices .................14
Table 6. SecSi Addresses for Bottom Boot Devices ........................ 14
Autoselect Mode .......................................................................... 15
Table 7. Am29DL162D/163D/164D Autoselect Codes, (High
Operating Ranges. . . . . . . . . . . . . . . . . . . . . . . . . 32
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 9. ICC1 Current vs. Time (Showing Active and Automatic
Sleep Currents)..................................................................................... 34
Figure 10. Typical ICC1 vs. Frequency................................................... 34
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 11. Test Setup .......................................................................... 35
Table 16. Test Specifications ................................................................ 35
Key To Switching Waveforms ...................................................... 35
Figure 12. Input Waveforms and Measurement Levels........................ 35
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 36
Voltage Method) ...................................................................................15
Sector/Sector Block Protection and Unprotection ........................ 16
Table 8. Top Boot Sector/Sector Block Addresses
for Protection/Unprotection ...................................................................16
Table 9. Bottom Boot Sector/Sector Block Addresses
Read-Only Operations ........................................................... 36
Figure 13. Read Operation Timings...................................................... 36
for Protection/Unprotection ...................................................................16
Write Protect (WP#) .....................................................................17
Hardware Reset (RESET#) .................................................... 37
Figure 14. Reset Timings...................................................................... 37
Word/Byte Configuration (BYTE#) ...............................................38
Figure 15. BYTE# Timings for Read Operations .................................. 38
Figure 16. BYTE# Timings for Write Operations .................................. 38
Erase and Program Operations ...................................................39
Figure 17. Program Operation Timings ................................................ 40
Figure 18. Accelerated Program Timing Diagram ................................ 40
Figure 19. Chip/Sector Erase Operation Timings................................. 41
Figure 20. Back-to-back Read/Write Cycle Timings ............................. 42
Figure 21. Data# Polling Timings (During Embedded Algorithms) ....... 42
Figure 22. Toggle Bit Timings (During Embedded Algorithms) ............ 43
Figure 23. DQ2 vs. DQ6 ....................................................................... 43
Temporary Sector/Sector Block Unprotect ...................................44
Figure 24. Temporary Sector/Sector Block Unprotect Timing Diagram 44
Figure 25. Sector/Sector Block Protect and Unprotect Timing Diagram 45
Alternate CE# Controlled Erase and Program Operations ...........46
Figure 26. Alternate CE# Controlled Write (Erase/Program)
Temporary Sector/Sector Block Unprotect ...................................17
Figure 1. Temporary Sector Unprotect Operation................................. 17
Figure 2. In-System Sector/Sector Block Protection and
Unprotection Algorithms........................................................................ 18
SecSi (Secured Silicon) Sector Flash Memory Region ............19
Factory Locked: SecSi Sector Programmed and Protected At the
Factory ......................................................................................19
Customer Lockable: SecSi Sector NOT Programmed or
Protected At the Factory ...........................................................19
Hardware Data Protection ............................................................19
Low VCC Write Inhibit ...............................................................19
Write Pulse “Glitch” Protection ..................................................20
Logical Inhibit ............................................................................20
Power-Up Write Inhibit ..............................................................20
Common Flash Memory Interface (CFI) . . . . . . . 20
Table 10. CFI Query Identification String.............................................. 20
Table 11. System Interface String......................................................... 21
Table 12. Device Geometry Definition .................................................. 21
Table 13. Primary Vendor-Specific Extended Query ............................ 22
Operation Timings ................................................................................ 47
Erase And Programming Performance . . . . . . . 48
Latchup Characteristics. . . . . . . . . . . . . . . . . . . . 48
TSOP And SO Pin Capacitance . . . . . . . . . . . . . . 48
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
FBC048—48-Ball Fine-Pitch Ball Grid Array (FBGA)
8 x 9 mm package ........................................................................49
TS 048—48-Pin Standard TSOP .................................................50
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 51
Revision A (September 1998) ...................................................... 51
Command Definitions . . . . . . . . . . . . . . . . . . . . . . 23
Reading Array Data ......................................................................23
Reset Command ..........................................................................23
Autoselect Command Sequence ..................................................23
Enter SecSi Sector/Exit SecSi Sector Command Sequence ....24
Byte/Word Program Command Sequence ...................................24
Unlock Bypass Command Sequence .......................................24
Figure 3. Program Operation ................................................................ 25
Am29DL162D/163D/164D
3
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
