AM2434, AM2432, AM2431
SPRSP65B – APRIL 2021 – REVISED JULY 2021
AM243x Sitara™ Microcontrollers
– Multiplier with optional accumulator
(MAC)
1 Features
Processor cores:
– CRC16/32 hardware accelerator
– Byte swap for Big/Little Endian
conversion
– SUM32 hardware accelerator for UDP
checksum
– Task Manager for preemption support
Up to 2× 10/100/1000 Ethernet ports
Three Data RAMs with ECC
8 banks of 30 × 32-bit register scratchpad
memory
Interrupt controller and task manager
2× 64-bit Industrial Ethernet Peripherals
(IEPs) for time stamping and other time
synchronization functions
•
Up to 2× Dual-core Arm® Cortex®-R5F MCU
subsystems operating at up to 800 MHz, highly-
integrated for real-time processing
– Dual-core Arm® Cortex®-R5F clusters support
dual-core and single-core operation
– 32KB ICache and 32KB DCache per R5F core
with SECDED ECC on all memories
– Single-core: 128KB TCM per cluster (128KB
TCM per R5F core)
•
•
•
•
•
– Dual-core: 128KB TCM per cluster (64KB TCM
per R5F core)
•
1× Single-core Arm® Cortex®-M4F MCU
subsystem at up to 400 MHz
•
18× Sigma-Delta filters
– Short circuit logic
– 256KB SRAM with SECDED ECC
– Over-current logic
Memory subsystem:
•
•
•
6× Multi-protocol position encoder interfaces
One Enhanced Capture Module (ECAP)
16550-compatible UART with a
– Dedicated 192-MHz clock to support 12-
Mbps PROFIBUS
•
Up to 2MB of On-chip RAM (OCSRAM) with
SECDED ECC:
– Can be divided into smaller banks in
increments of 256KB for as many as 8 separate
memory banks
– Each memory bank can be allocated to a single
core to facilitate software task partitioning
DDR Subsystem (DDRSS)
– Supports LPDDR4, DDR4 memory types
– 16-Bit data bus with inline ECC
– Supports speeds up to 1600 MT/s
System on Chip (SoC) Services:
•
Device Management Security Controller (DMSC-L)
•
– Centralized SoC system controller
– Manages system services including initial boot,
security, and clock/reset/power management
– Communication with various processing units
over message manager
Industrial subsystem:
– Simplified interface for optimizing unused
peripherals
– On-Chip Debug functionality through JTAG and
Trace interfaces)
•
2× Gigabit Industrial Communication Subsystems
(PRU_ICSSG)
– Optional support for Profinet IRT, Profinet
RT, EtherNet/IP, EtherCAT, Time-Sensitive
Networking (TSN), and other Networking
Protocols
– Backwards compatibility with 10/100Mb
PRU_ICSS
– Each PRU_ICSSG contains:
•
•
Data Movement Subsystem (DMSS)
– Block Copy DMA (BCDMA)
– Packet DMA (PKTDMA)
– Secure Proxy (SEC_PROXY)
– Ring Accelerator (RINGACC)
Time Sync Subsystem
– Central Platform Time Sync (CPTS) module
– Timer Manager (TIMERMANAGER) with 1024
timers
•
3× PRU RISC Cores per Slice (2× Slice per
PRU_ICSSG)
– PRU General Use core (PRU)
– PRU Real-Time Unit core (PRU-RTU)
– PRU Transmit core (PRU-TX)
Each PRU core supports the following
features:
– Time Sync and Compare event interrupt routers
•
Security:
•
Secure Boot supported
– Hardware-enforced Root-of-Trust (RoT)
– Support to switch RoT via backup key
– Instruction RAM with ECC
– Broadside RAM
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change
without notice.