5秒后页面跳转
AK8451 PDF预览

AK8451

更新时间: 2022-06-03 03:10:23
品牌 Logo 应用领域
AKM /
页数 文件大小 规格书
42页 705K
描述
1 channel-input 16 bit 6MSPS ADC

AK8451 数据手册

 浏览型号AK8451的Datasheet PDF文件第5页浏览型号AK8451的Datasheet PDF文件第6页浏览型号AK8451的Datasheet PDF文件第7页浏览型号AK8451的Datasheet PDF文件第9页浏览型号AK8451的Datasheet PDF文件第10页浏览型号AK8451的Datasheet PDF文件第11页 
ASAHI KASEI  
[AK8451]  
„ AFE block, Analog characteristics  
(AVDD=3.3V, DRVDD=3.3V, MCLK=40MHz,Single Edge Mode, Ta=25°C,  
unless otherwise specified)  
Item  
VCOM voltage  
VRP voltage  
VRN voltage  
Min.  
Typ.  
Reference voltage  
Max.  
Unit  
Remarks  
1.4  
1.9  
0.9  
1.5  
2.0  
1.0  
1.6  
2.1  
1.1  
V
V
V
VREF voltage  
1.0  
1.1  
1.2  
+0.1  
V
V
V
Band Gap error  
@ I=10mA ( diff. @I=0mA)  
@ I=-10mA( diff. @I=0mA)  
at current sink error  
at current source error  
-0.1  
Analog input  
1.98  
Maximum signal input level  
Absolute gain  
Vp-p  
dB  
dB  
MSPS  
V
kΩ  
V
V
–0.7  
–1.50  
1
0
10  
0
0.7  
At DC mode (Note 1)  
At CDS mode (Note 1)  
–0.60  
0.30  
6
Sampling rate  
Input reference level  
VCLP input resistence  
Input signal range  
Clamp level (VCLP voltage)  
Clamp resister  
1.1  
60  
1.5  
At DC mode  
At DC mode  
At DC mode Note 2)  
At CDS mode  
At CDS mode  
0
1.98  
AVDD  
2.18  
10  
2.08  
7
kΩ  
CDS advantage  
-40  
dB  
(note 11)  
Black level correction DAC  
8
Resolution  
Correctable range  
Internal offset voltage  
bit  
mV  
mV  
(Note 3)  
(Note 4)  
(Note 5)  
±215  
±240  
±265  
–50  
50  
PGA(Programmable Gain Amp.) circuit  
Resolution  
Min. gain  
Max. gain  
6
0
13.9  
bit  
dB  
dB  
13.3  
14.5  
(Note 7)  
Video ADC  
16  
Resolution  
DNL  
INL  
bit  
LSB  
LSB  
–16  
-96  
+16  
+96  
±32  
Noise  
Output noise  
6
16  
LSBrms PGA min.  
LSBrms PGA max.  
Power Consumption  
Analog part  
31.5.  
35.5  
47  
52  
0.1  
6
mA  
mA  
mA  
mA  
At DC mode (Note 7)  
power dissipations  
At CDS mode (Note 7)  
At power down (Note 8)  
(Note 9)  
Digital output driver power  
dissipation  
3
(Note 1) 0dB is defined at the gain where ADC output reaches its full-scale when 1.98Vpp signal  
is input with PGA setting at 00h.  
(Note 2) At 2 bit bus mode.  
(Note ) CISIN0 input signal must be in this range which is referenced to AVSS.  
(Note 4) Monotonicity guaranteed.  
(Note 5) ±50 mV of the total correctable range is used for internal offset adjustment.  
MS0937-E-01  
2011/04  
8

与AK8451相关器件

型号 品牌 获取价格 描述 数据表
AK8452 AKM

获取价格

2 channel-input 16 bit 10MSPS ADC
AK84D1400-PLCC ACCUTEK

获取价格

64 Pin to 84 Pin DIP Adapters
AK84DS1400-PLCC ACCUTEK

获取价格

64 Pin to 84 Pin DIP Adapters
AK84PCS-PGA ACCUTEK

获取价格

PGA Adapter Modules
AK84PLCC-PGA ACCUTEK

获取价格

PGA Adapter Modules
AK8501A AKM

获取价格

Pulse Detector, CMOS, PQFP64, 10 X 10 MM, 1.70 MM HEIGHT, LQFP-64
AK8501B AKM

获取价格

Pulse Detector, CMOS, PQFP64, 10 X 10 MM, 1.70 MM HEIGHT, LQFP-64
AK8551 AKM

获取价格

Pulse Detector, CMOS, PQFP64, 10 X 10 MM, 1.70 MM HEIGHT, LQFP-64
AK8702 AKM

获取价格

Optical Disk Drive, 0.83375MBps, CMOS, PQFP144, 20 X 20 MM, 1.60 MM HEIGHT, LQFP-144
AK8712 AKM

获取价格

Read/Write Amplifier Circuit, 4 Channel, CMOS, PQFP100, 14 X 14 MM, 1.60 MM HEIGHT, LQFP-1