5秒后页面跳转
AK8451 PDF预览

AK8451

更新时间: 2022-06-03 03:10:23
品牌 Logo 应用领域
AKM /
页数 文件大小 规格书
42页 705K
描述
1 channel-input 16 bit 6MSPS ADC

AK8451 数据手册

 浏览型号AK8451的Datasheet PDF文件第3页浏览型号AK8451的Datasheet PDF文件第4页浏览型号AK8451的Datasheet PDF文件第5页浏览型号AK8451的Datasheet PDF文件第7页浏览型号AK8451的Datasheet PDF文件第8页浏览型号AK8451的Datasheet PDF文件第9页 
ASAHI KASEI  
[AK8451]  
Circuit Block Description  
„ Sensor Interface Part  
Circuit to sample & hold input signal which is fed on CISIN0 pin. Signal input range is 1.98V  
(typ.). There are two input modes, DC Direct Coupled Mode and CDS Mode. In DC Direct  
Coupled Mode, Positive polarity signal is handled. In CDS Mode, Negative polarity signal is  
handled. Signal Reference Voltage should be input on VCLP pin in DC Direct Coupled mode. In  
CDS mode, Voltage level to clamp signal is internally generated and it is output on VCLP pin.  
„ Black Level Correction Circuit  
Circuit to add an offset voltage to the sampled signal level. Voltage range of DAC which  
generates Offset is ±240 mV (typ.) and its resolution is 8 Bit.  
„ PGA Part  
Circuit to adjust signal amplitude, prior to AD conversion. Adjustable gain range is from 0dB to  
13.9dB ( typ. ) (1.0× ~ 4.9×) and its resolution is 6 Bit.  
„ ADC Part  
AD conversion circuit to convert into Digital data an Analog signal after both Black level  
correction and Gain adjustment are made. Its resolution is 16 Bit with its maximum conversion  
rate of 6MSPS. Data output is in a straight Binary code. 0000h is output at Black level input  
( 0Vpp input ) and FFFFh is output at White level input ( maximum input ).  
„ Output Control Part  
A 16 Bit-wide × 1ch ADC output data is re-arranged into 2 Bit × 8 cycle×1ch or 4Bit × 4cycle×1ch  
stream at this part. In Single Edge Mode operation, Data is output at the rising edge of MCLK.  
In Double Edge Mode operation, it is output at both rising and falling edges of MCLK. Output  
mode is 2bit or 4bit by single mode, only 2bit on double mode. Particulars is on P34 & P35.  
„ Reference Voltage Generator  
Circuit to generate internal reference voltages. Clamp Reference Voltage VCLP, internal  
common voltage VCOM and ADC reference voltages VRP and VRN are generated. Each  
reference voltage is output on respective device pins. For voltage stabilization, capacitors should  
be connected between respective pins and AVSS.  
„
LED Driver Part  
This product generates has 3 channel LED driver to drive RGB constant current. Use the ON/  
OFF digital terminal to control the constant current.  
„ Serial Interface Part  
A 3-Wire Interface circuit to access setting-registers. SDCLK (clock) and SDATA (data) pins are  
shared with D0 and D1 pins of ADC Data Output. When SDENB pin is at low, D0 and D1pins  
function as SDCLK and SDATA input pins. In order to avoid both SDCLK and SDATA pins to  
become floating condition, proper pull-down resistors should be connected between D0 / SDCLK  
pin, D1 / SDATA pin and AVSS respectively.  
MS0937-E-01  
2011/04  
6

与AK8451相关器件

型号 品牌 描述 获取价格 数据表
AK8452 AKM 2 channel-input 16 bit 10MSPS ADC

获取价格

AK84D1400-PLCC ACCUTEK 64 Pin to 84 Pin DIP Adapters

获取价格

AK84DS1400-PLCC ACCUTEK 64 Pin to 84 Pin DIP Adapters

获取价格

AK84PCS-PGA ACCUTEK PGA Adapter Modules

获取价格

AK84PLCC-PGA ACCUTEK PGA Adapter Modules

获取价格

AK8501A AKM Pulse Detector, CMOS, PQFP64, 10 X 10 MM, 1.70 MM HEIGHT, LQFP-64

获取价格