5秒后页面跳转
AGL060V5-UCG144Y PDF预览

AGL060V5-UCG144Y

更新时间: 2024-11-23 12:41:47
品牌 Logo 应用领域
美高森美 - MICROSEMI /
页数 文件大小 规格书
250页 12026K
描述
IGLOO Low Power Flash FPGAs with Flash*Freeze Technology

AGL060V5-UCG144Y 数据手册

 浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第2页浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第3页浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第4页浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第5页浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第6页浏览型号AGL060V5-UCG144Y的Datasheet PDF文件第7页 
Revision 23  
IGLOO Low Power Flash FPGAs  
with Flash*Freeze Technology  
Features and Benefits  
Low Power  
Bank-Selectable I/O Voltages—up to 4 Banks per Chip  
Single-Ended I/O Standards: LVTTL, LVCMOS  
1.2 V to 1.5 V Core Voltage Support for Low Power  
Supports Single-Voltage System Operation  
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X ,  
and LVCMOS 2.5 V / 5.0 V Input  
5 µW Power Consumption in Flash*Freeze Mode  
Low Power Active FPGA Operation  
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-  
LVDS (AGL250 and above)  
Flash*Freeze Technology Enables Ultra-Low Power  
Consumption while Maintaining FPGA Content  
Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode  
Wide Range Power Supply Voltage Support per JESD8-B,  
Allowing I/Os to Operate from 2.7 V to 3.6 V  
Wide Range Power Supply Voltage Support per JESD8-12,  
Allowing I/Os to Operate from 1.14 V to 1.575 V  
I/O Registers on Input, Output, and Enable Paths  
High Capacity  
15K to 1 Million System Gates  
Up to 144 Kbits of True Dual-Port SRAM  
Up to 300 User I/Os  
Hot-Swappable and Cold-Sparing I/Os  
Programmable Output Slew Rate and Drive Strength  
Weak Pull-Up/-Down  
Reprogrammable Flash Technology  
IEEE 1149.1 (JTAG) Boundary Scan Test  
Pin-Compatible Packages across the IGLOO Family  
130-nm, 7-Layer Metal, Flash-Based CMOS Process  
Instant On Level 0 Support  
Clock Conditioning Circuit (CCC) and PLL†  
Single-Chip Solution  
Retains Programmed Design When Powered Off  
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System  
Performance  
Six CCC Blocks, One with an Integrated PLL  
Configurable Phase Shift, Multiply/Divide, Delay Capabilities,  
and External Feedback  
Wide Input Frequency Range (1.5 MHz up to 250 MHz)  
In-System Programming (ISP) and Security  
Embedded Memory  
ISP Using On-Chip 128-Bit Advanced Encryption Standard  
®
®
(AES) Decryption (except ARM -enabled IGLOO devices) via  
1 kbit of FlashROM User Nonvolatile Memory  
JTAG (IEEE 1532–compliant)  
SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM  
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)  
®
FlashLock Designed to Secure FPGA Contents  
True Dual-Port SRAM (except ×18)  
High-Performance Routing Hierarchy  
ARM Processor Support in IGLOO FPGAs  
Segmented, Hierarchical Routing and Clock Structure  
M1 IGLOO Devices—Cortex™-M1 Soft Processor Available  
with or without Debug  
Advanced I/O  
700 Mbps DDR, LVDS-Capable I/Os (AGL250 and above)  
1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
IGLOO Devices  
AGL0151 AGL030  
AGL060 AGL125  
AGL250  
AGL400  
AGL600  
AGL1000  
2
ARM-Enabled IGLOO Devices  
System Gates  
M1AGL250  
M1AGL600 M1AGL1000  
15,000  
30,000  
60,000 125,000  
250,000  
2,048  
6,144  
24  
400,000  
600,000  
1,000,000  
Typical Equivalent Macrocells  
VersaTiles (D-flip-flops)  
128  
384  
5
256  
768  
5
512  
1,536  
10  
18  
4
1,024  
3,072  
16  
9,216  
32  
54  
12  
1
13,824  
36  
24,576  
53  
Flash*Freeze Mode (typical, µW)  
RAM kbits (1,024 bits)  
36  
36  
108  
24  
144  
32  
4,608-Bit Blocks  
8
8
FlashROM Kbits (1,024 bits)  
1
1
1
1
1
1
1
2
AES-Protected ISP  
Yes  
1
Yes  
1
Yes  
1
Yes  
1
Yes  
1
Yes  
1
3
Integrated PLL in CCCs  
4
VersaNet Globals  
6
6
18  
2
18  
18  
18  
4
18  
18  
I/O Banks  
2
2
2
4
4
4
Maximum User I/Os  
49  
81  
96  
133  
143  
194  
235  
300  
Package Pins  
UC/CS  
3
5
UC81  
CS81  
CS121  
CS196 CS81, CS196  
CS196  
CS281  
CS281  
5,6  
QFN  
QN68 QN48, QN68, QN132  
QN132  
QN132  
VQ100  
FG144  
QN132  
VQFP  
FBGA  
VQ100  
VQ100  
VQ100  
FG144  
6
FG144  
FG144, FG256, FG144, FG256, FG144, FG256,  
FG484 FG484 FG484  
Notes:  
1. AGL015 is not recommended for new designs  
2. AES is not available for ARM-enabled IGLOO devices.  
3. AGL060 in CS121 does not support the PLL.  
4. Six chip (main) and twelve quadrant global networks are available for AGL060 and above.  
5. The M1AGL250 device does not support this package.  
6. Device/package support TBD.  
7. The IGLOOe datasheet and IGLOOe FPGA Fabric User’s Guide provide information on higher densities and additional features.  
† AGL015 and AGL030 devices do not support this feature.  
‡ Supported only by AGL015 and AGL030 devices.  
December 2012  
I
© 2012 Microsemi Corporation  

与AGL060V5-UCG144Y相关器件

型号 品牌 获取价格 描述 数据表
AGL060V5-UCG144YES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG144YI MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG144YPP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484ES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484I MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484PP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484YES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484YI MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-UCG484YPP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ144 MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology