5秒后页面跳转
AGL060V5-VQ144I PDF预览

AGL060V5-VQ144I

更新时间: 2024-11-26 06:36:43
品牌 Logo 应用领域
ACTEL /
页数 文件大小 规格书
212页 6544K
描述
IGLOO Low-Power Flash FPGAs with Flash Freeze Technology

AGL060V5-VQ144I 数据手册

 浏览型号AGL060V5-VQ144I的Datasheet PDF文件第2页浏览型号AGL060V5-VQ144I的Datasheet PDF文件第3页浏览型号AGL060V5-VQ144I的Datasheet PDF文件第4页浏览型号AGL060V5-VQ144I的Datasheet PDF文件第5页浏览型号AGL060V5-VQ144I的Datasheet PDF文件第6页浏览型号AGL060V5-VQ144I的Datasheet PDF文件第7页 
v1.3  
®
IGLOO Low-Power Flash FPGAs  
with Flash*Freeze Technology  
Advanced I/O  
Features and Benefits  
• 700 Mbps DDR, LVDS-Capable I/Os (AGL250 and above)  
Low Power  
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip  
• 1.2 V to 1.5 V Core Voltage Support for Low Power  
• Supports Single-Voltage System Operation  
• 5 µW Power Consumption in Flash*Freeze Mode  
• Low-Power Active FPGA Operation  
• Flash*Freeze Technology Enables Ultra-Low Power  
Consumption while Maintaining FPGA Content  
• Easy Entry to / Exit from Ultra-Low-Power Flash*Freeze  
Mode  
• Single-Ended  
I/O  
Standards:  
LVTTL,  
LVCMOS  
1
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X , and  
1
LVCMOS 2.5 V / 5.0 V Input  
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-  
LVDS (AGL250 and above)  
• I/O Registers on Input, Output, and Enable Paths  
• Hot-Swappable and Cold-Sparing I/Os  
1
• Programmable Output Slew Rate and Drive Strength  
High Capacity  
• Weak Pull-Up/-Down  
• 15 k to 1 Million System Gates  
• Up to 144 kbits of True Dual-Port SRAM  
• Up to 300 User I/Os  
• IEEE 1149.1 (JTAG) Boundary Scan Test  
• Pin-Compatible Packages across the IGLOO Family  
Clock Conditioning Circuit (CCC) and PLL1  
Reprogrammable Flash Technology  
• 130-nm, 7-Layer Metal, Flash-Based CMOS Process  
• Live-at-Power-Up (LAPU) Level 0 Support  
• Single-Chip Solution  
• Six CCC Blocks, One with an Integrated PLL  
• Configurable  
Phase  
Shift, Multiply/Divide,  
Delay  
Capabilities, and External Feedback  
• Retains Programmed Design When Powered Off  
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)  
In-System Programming (ISP) and Security  
Embedded Memory  
• Secure ISP Using On-Chip 128-Bit Advanced Encryption  
• 1 kbit of FlashROM User Nonvolatile Memory  
1
®
®
Standard (AES) Decryption (except ARM -enabled IGLOO  
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM  
1
devices) via JTAG (IEEE 1532–compliant)  
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)  
1
®
HighFla-PsheLrofcokrmance Routing Hierarchy  
to Secure FPGA Contents  
ARMTruPerDoucael-sPsoortrSSRAuMpp(eoxrctepitn×I1G8)LOO FPGAs  
• M1 IGLOO Devices—Cortex™-M1 Soft Processor Available  
with or without Debug  
• Segmented, Hierarchical Routing and Clock Structure  
IGLOO Product Family  
IGLOO Devices  
AGL015  
AGL030  
AGL060 AGL125  
AGL250  
AGL400  
AGL600  
AGL1000  
ARM-Enabled IGLOO Devices  
System Gates  
M1AGL250 M1AGL400 M1AGL600 M1AGL1000  
15 k  
128  
384  
5
30 k  
256  
768  
5
60 k  
512  
1,536  
10  
125 k  
1,024  
3,072  
16  
250 k  
2,048  
6,144  
24  
400 k  
600 k  
1 M  
Typical Equivalent Macrocells  
VersaTiles (D-flip-flops)  
Flash*Freeze Mode (typical, µW)  
RAM kbits (1,024 bits)  
4,608-Bit Blocks  
9,216  
32  
13,824  
36  
24,576  
53  
18  
36  
36  
54  
108  
24  
144  
32  
4
8
8
12  
FlashROM Bits  
1 k  
1 k  
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1 k  
Yes  
1
1
Secure (AES) ISP  
2
Integrated PLL in CCCs  
3
VersaNet Globals  
6
6
18  
18  
18  
18  
18  
18  
I/O Banks  
2
2
2
2
4
4
4
4
Maximum User I/Os  
49  
81  
96  
133  
143  
194  
235  
300  
Package Pins  
UC/CS  
4
4,5  
UC81/CS81  
CS121  
CS196  
CS196  
CS196  
CS281  
CS281  
QFN  
QN68  
QN48, QN68, QN132  
QN132  
QN132 QN132  
VQFP  
FBGA  
VQ100  
VQ100  
VQ100  
FG144  
VQ100  
FG144  
5
FG144  
FG144,  
FG256,  
FG484  
FG144,  
FG256,  
FG484  
FG144,  
FG256,  
FG484  
Notes:  
1. AES is not available for ARM-enabled IGLOO devices.  
2. AGL060 in CS121 does not support the PLL.  
3. Six chip (main) and twelve quadrant global networks are available for AGL060 and above.  
4. The M1AGL250 device does not support this package.  
5. Device/package support TBD  
6. For higher densities and support of additional features, refer to the IGLOOe Low-Power Flash FPGAs with Flash*Freeze  
Technology handbook.  
1 AGL015 and AGL030 devices do not support this feature.  
‡ Supported only by AGL015 and AGL030 devices.  
December 2008  
I
© 2008 Actel Corporation  

与AGL060V5-VQ144I相关器件

型号 品牌 获取价格 描述 数据表
AGL060V5-VQ144PP ACTEL

获取价格

IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL060V5-VQ144PP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ144Y MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ144YES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ144YI MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ144YPP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ484ES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ484I MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ484PP MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
AGL060V5-VQ484YES MICROSEMI

获取价格

IGLOO Low Power Flash FPGAs with Flash*Freeze Technology