5秒后页面跳转
捷配首页

Datasheet > AFE1203E/1K
AFE1203E/1K PDF预览

AFE1203E/1K

更新时间： 2024-01-02 11:52:25
品牌 Logo 应用领域
BB 电信光电二极管电信集成电路
页数 文件大小 规格书
16页 892K
描述
Digital SLIC, 1-Func, PDSO48, GREEN, SSOP-48

阅读下载

获取价格

AFE1203E/1K 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Not Recommended零件包装代码：SSOP
包装说明：SSOP, SSOP48,.4针数：48
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.29数据速率：2320 Mbps
JESD-30 代码：R-PDSO-G48JESD-609代码：e4
长度：15.875 mm湿度敏感等级：2
功能数量：1端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP48,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：260
电源：3.3,5 V认证状态：Not Qualified
座面最大高度：2.79 mm子类别：Other Telecom ICs
标称供电电压：3.3 V表面贴装：YES
技术：CMOS电信集成电路类型：DIGITAL SLIC
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

AFE1203E/1K 数据手册

 浏览型号AFE1203E/1K的Datasheet PDF文件第1页浏览型号AFE1203E/1K的Datasheet PDF文件第3页浏览型号AFE1203E/1K的Datasheet PDF文件第4页浏览型号AFE1203E/1K的Datasheet PDF文件第5页浏览型号AFE1203E/1K的Datasheet PDF文件第6页浏览型号AFE1203E/1K的Datasheet PDF文件第7页 
SPECIFICATIONS  
Typical at 25°C, AVDD = +5V, DVDD = +3.3V, ftx = 1168kHz (E1 single pair rate) and Normal Power mode, unless otherwise specified.  
AFE1203E  
PARAMETER  
COMMENTS  
MIN  
TYP  
MAX  
UNITS  
RECEIVE CHANNEL  
Number of Inputs  
Input Voltage Range  
Common-Mode Voltage  
Input Impedance  
Input Capacitance  
Input Gain Matching  
Resolution  
Differential  
Balanced Differential(1)  
1.5V CMV Recommended  
All Inputs  
2
±3.0  
+1.5  
V
V
See Typical Performance Curves  
10  
±2  
pF  
%
Bits  
Line Input vs Hybrid Input  
14  
Programmable Gain  
Settling Time  
Four Gains: 0dB, 3.25dB, 6dB, and 9dB  
Gain, rxSYNC, or Power Mode Change(8)  
6
Symbol  
Periods  
%FSR(2)  
Gain + Offset Error  
Output Data Coding  
Data Rate  
Tested at Each Gain Range  
5
Binary Two’s Complement  
Normal Power  
Medium Power  
Low Power  
Normal Power, rxSYNC(3)  
384  
192  
160  
196  
2320  
1168  
320  
kbps  
kbps  
kbps  
kHz  
Output Word Rate  
1168  
TRANSMIT CHANNEL  
Transmit Clock Rate, fTX  
Symbol Rate, Normal Power  
Symbol Rate, Medium Power  
Symbol Rate, Low Power  
2320kbps  
196  
96  
80  
1168  
584  
160  
kHz  
kHz  
kHz  
kHz  
kHz  
kHz  
dBm  
Transmit –3dB Point  
485  
292  
196  
13.5  
1168kbps  
784kbps  
Transmit Power(4)  
13  
14  
Pulse Output  
See Typical Performance Curves  
Common-Mode Voltage, VCM  
Output Resistance(5)  
AVDD/2  
1
V
Ω
DC to 1MHz  
TRANSCEIVER PERFORMANCE  
Uncancelled Echo(6)  
rxGAIN = 0dB, Loopback Enabled  
rxGAIN = 0dB, Loopback Disabled  
rxGAIN = 3.25dB, Loopback Disabled  
rxGAIN = 6dB, Loopback Disabled  
rxGAIN = 9dB, Loopback Disabled  
–67  
–67  
–69  
–71  
–73  
dB  
dB  
dB  
dB  
dB  
DIGITAL INTERFACE(5)  
Logic Levels  
VIH  
VIL  
VOH  
VOL  
|IIH| < 10µA  
|IIL| < 10µA  
IOH = –20µA  
IOL = 20µA  
DVDD – 1  
–0.3  
DVDD – 0.5  
DVDD + 0.3  
V
V
V
V
+0.8  
+0.4  
POWER  
Analog Power Supply Voltage  
Specification  
Operating Range  
Specification  
Operating Range  
Normal Power  
5
V
V
V
4.75  
3.15  
5.25  
5.25  
Digital Power Supply Voltage  
Power Dissipation(4, 7)  
3.3  
V
385  
300  
240  
415  
55  
mW  
mW  
mW  
mW  
dB  
Medium Power  
Low Power  
Normal Power, DVDD = 5V  
Power Dissipation(7)  
PSRR  
TEMPERATURE RANGE  
Operating(5)  
–40  
+85  
°C  
NOTES: (1) With a balanced differential signal, the positive input is 180° out of phase with the negative input, therefore the actual voltage swing about the common  
mode voltage on each pin is ±1.5V to achieve a differential input range of ±3.0V or 6Vp-p. (2) FSR is Full-Scale Range. (3) The output data is available at twice the  
symbol rate with interpolated values. (4) With a pseudo-random equiprobable sequence of HDSL pulses; 13.5dBm applied to the transformer (27dBm output from  
txLINEP and txLINEN). (5) Guaranteed by design and characterization. (6) Uncancelled Echo is a measure of the total analog errors in the transmitter and receiver  
sections including the effect of non-linearity and noise. See the Discussion of Specifications section of this data sheet for more information. (7) Power dissipation  
includes only the power dissipated within the component and does not include power dissipated in the external loads. The AFE1203 is tested with a 1:2 line  
transformer. (8) This is the settling time required for any gain change, change of rxSYNC or any change of power mode.  
®
AFE1203  
2
1234567...16

下载PDF

与AFE1203E/1K相关器件

型号 品牌 描述 获取价格 数据表
AFE1203E1K TI 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格
AFE1203E1KG4 TI 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格
AFE1205 BB 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格
AFE1205E BB 2Mbps, Single Pair HDSL ANALOG FRONT END

获取价格
AFE1205E/1KG4 TI IC,XDSL INTERFACE,HDSL,ANALOG FRONT END,CMOS,SSOP,48PIN,PLASTIC

获取价格
AFE1224 BB 2Mbps, Single Pair ANALOG FRONT END

获取价格

与AFE1203E/1K相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证