Data Sheet
ADuM3480/ADuM3481/ADuM3482
APPLICATIONS INFORMATION
In applications involving high common-mode transients, it is
important to minimize board coupling across the isolation barrier.
Furthermore, design the board layout so that any coupling that
does occur equally affects all pins on a given component side.
Failure to follow this design guideline can allow voltage differentials
between pins that exceed the absolute maximum ratings of the
device during high voltage transients, which can lead to latch-up or
permanent damage.
SUPPLY VOLTAGES
The ADuM3480/ADuM3481/ADuM3482 devices are built
around a fixed voltage internal data transfer core. The core
voltage is 2.7 V, which is generated by regulating the VDD1 and
V
DD2 voltages with an internal LDO. To ensure proper headroom
for the LDO, the VDD1 and VDD2 inputs must be in the 3.0 V to 5.5 V
range. Additional pins, VDDC1 and VDDC2, are provided for direct
bypass of the LDO output, ensuring clean stable core operation.
Bypass capacitors to ground of between 0.01 μF and 0.1 μF are
required for each of these supply or dedicated bypass pins.
PROPAGATION DELAY RELATED PARAMETERS
Propagation delay is a parameter that describes the time it takes
a logic signal to propagate through a component. The input-to-
output propagation delay time for a high to low transition may
differ from the propagation delay time of a low to high transition.
The ADuM3480/ADuM3481/ADuM3482 provide independent
supplies for the I/O buffers, VDDL1 and VDDL2, which have wider
operating ranges than that required for the core. This allows the
I/O supply voltage to range between 1.8 V and 5.5 V. The VDDLx
supplies must also be bypassed with between 0.01 μF and 0.1 μF
capacitors.
INPUT (V
)
50%
Ix
tPLH
tPHL
Having independent power supplies for the I/O and core allows
several power configurations depending on the I/O voltage
required and the available power supply rails. If one power
supply is available, the VDDx and VDDLx pins can be connected
together and operate between 3.0 V and 5.5 V. If lower I/O
supply voltage is required, to interface with low voltage logic,
two supply rails are required. For example, if the I/O is 1.8 V
logic, the VDDLx pin can be connected to a 1.8 V supply rail. The
core supply voltage for VDDx requires an input of between 3.0 V and
5.5 V, so an available 3.3 V or 5 V supply rail can be used. The I/O
and core supply voltage on each side are independent and different
configurations can be used on each side of the device.
OUTPUT (V
)
50%
Ox
Figure 16. Propagation Delay Parameters
Pulse width distortion is the maximum difference between
these two propagation delay values and an indication of how
accurately the timing of the input signal is preserved.
Channel to channel matching refers to the maximum amount of
time that the propagation delay differs between channels within
a single ADuM3480/ADuM3481/ADuM3482 component.
Propagation delay skew refers to the maximum amount of time
that the propagation delay differs between multiple ADuM3480/
ADuM3481/ADuM3482 components operating under the same
conditions.
PRINTED CIRCUIT BOARD LAYOUT
The ADuM3480/ADuM3481/ADuM3482 digital isolator requires
no external interface circuitry for the logic interfaces. Power supply
bypassing to the local ground is required at all four power supply
pins, VDD1, VDDL1, VDD2, and VDDL2, as well as at the two internal
regulator bypass pins: VDDC1 and VDDC2 (see Figure 15). Placement
of the recommended bypass capacitors is shown in Figure 15. The
capacitor value should be between 0.01 μF and 0.1 μF. The total lead
length between both ends of the capacitor and the input power
supply pin should not exceed 20 mm.
DC CORRECTNESS AND MAGNETIC FIELD
IMMUNITY
Positive and negative logic transitions at the isolator input cause
narrow (~1 ns) pulses to be sent via the transformer to the decoder.
The decoder is bistable and is, therefore, either set or reset by
the pulses indicating input logic transitions. In the absence of
logic transitions at the input for more than ~1.7 μs, the current
dc state is sent to the output to ensure dc correctness at the output.
If the decoder receives no pulses for more than about 5 μs, the
input side is assumed to be unpowered or nonfunctional, in which
case the isolator output is forced to a default state (see Table 17,
Table 18, or Table 19) by the watchdog timer circuit.
V
GND
V
DDL2
DDL1
GND
1
IA
IB
2
V
V
V
V
V
V
OA
OB
V
V
/V
/V
IC OC
OC IC
/V
/V
OD ID
ID OD
CTRL
CTRL
2
1
V
V
V
DD1
DD2
V
DDC1
DDC2
GND
GND
2
1
Figure 15. Recommended Printed Circuit Board (PCB) Layout
Rev. A | Page 17 of 20
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
