ADT7475
Table 49. Register 0x7B — TACH Pulses per Revolution Register (Power−On Default = 0x55)
Bit No.
Mnemonic
R/W
Description
[1:0]
FAN1
R/W
Sets the number of pulses to be counted when measuring Fan 1 speed. Can be used to
determine fan pulses per revolution for an unknown fan type.
Pulses Counted
00 = 1
01 = 2 (default)
10 = 3
11 = 4
[3:2]
[5:4]
[7:6]
FAN2
FAN3
FAN4
R/W
R/W
R/W
Sets the number of pulses to be counted when measuring Fan 2 speed. Can be used to
determine fan pulses per revolution for an unknown fan type.
Pulses Counted
00 = 1
01 = 2 (default)
10 = 3
11 = 4
Sets the number of pulses to be counted when measuring Fan 3 speed. Can be used to
determine fan pulses per revolution for an unknown fan type.
Pulses Counted
00 = 1
01 = 2 (default)
10 = 3
11 = 4
Sets the number of pulses to be counted when measuring Fan 4 speed. Can be used to
determine fan pulses per revolution for an unknown fan type.
Pulses Counted
00 = 1
01 = 2 (default)
10 = 3
11 = 4
Table 50. Register 0x7C — Configuration Register 5 (Power−On Default = 0x01)
Bit No.
Mnemonic
R/W
Description
(Note 1)
[0]
TWOS
COMPL
R/W
Twos complement = 1, sets the temperature range to twos complement temperature range.
Twos complement = 0, changes the temperature range to Offset 64. When this bit is changed,
the ADT7475 interprets all relevant temperature register values as defined by this bit.
[1]
TempOffset
R/W
TempOffset = 0, sets offset range to −63°C to +64°C with 0.5°C resolution.
TempOffset = 1, sets offset range to −63°C to +127°C with 1°C resolution.
These settings apply to the 0x70, 0x71, and 0x72 registers (Remote 1, local, and Remote 2
temperature offset registers).
[2]
[3]
GPIOD
GPIOP
R/W
R/W
GPIO direction. When the GPIO function is enabled, this determines whether the GPIO is an
input (0) or an output (1).
GPIO polarity. When the GPIO function is enabled and is programmed as an output, this bit
determines whether the GPIO is active low (0) or high (1).
[4]
[5]
RES
Reserved.
R1 THERM
R/W
R/W
R/W
R1 THERM = 0, THERM temperature limit functionality is enabled for the Remote 1
temperature channel.
THERM can also be disabled on any channel by the following:
In offset 64 mode, writing −64°C to the appropriate THERM temperature limit.
In twos complement mode, writing −128°C to the appropriate THERM temperature limit.
[6]
[7]
Local
THERM
Local THERM = 0, THERM temperature limit functionality enabled for local temperature
channel.
THERM can also be disabled on any channel by the following:
In Offset 64 mode, writing −64°C to the appropriate THERM temperature limit.
In twos complement mode, writing −128°C to the appropriate THERM temperature limit.
R2 THERM
R2 THERM = 0, THERM temperature limit functionality enabled for Remote 2 temperature
channel.
THERM can also be disabled on any channel by the following:
In offset 64 mode, writing 64°C to the appropriate THERM temperature limit.
In twos complement mode, writing 128°C to the appropriate THERM temperature limit.
1. These registers become read−only when the Configuration Register 1 lock bit is set to 1. Any subsequent attempts to write to these registers fail.
http://onsemi.com
56