Datasheet > ADSP-21060LAB-160

ADSP-21060LAB-160

更新时间： 2024-01-18 09:58:32

品牌	Logo	应用领域
亚德诺 - ADI		外围集成电路时钟
页数	文件大小	规格书
47页	364K
描述
ADSP-2106x SHARC DSP Microcomputer Family

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADSP-21060LAB-160 技术参数

Source Url Status Check Date：	2013-05-01 14:56:48.174	是否无铅：	含铅
是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	PLASTIC, MS-034AAJ-2, BGA-225
针数：	225	Reach Compliance Code：	not_compliant
ECCN代码：	3A991.A.2	HTS代码：	8542.31.00.01
风险等级：	5.62	地址总线宽度：	32
桶式移位器：	YES	位大小：	32
边界扫描：	YES	最大时钟频率：	40 MHz
外部数据总线宽度：	48	格式：	FLOATING POINT
内部总线架构：	MULTIPLE	JESD-30 代码：	S-PBGA-B225
JESD-609代码：	e0	长度：	23 mm
低功率模式：	YES	湿度敏感等级：	3
端子数量：	225	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	BGA	封装等效代码：	BGA225,15X15,50
封装形状：	SQUARE	封装形式：	GRID ARRAY
峰值回流温度（摄氏度）：	225	电源：	3.3 V
认证状态：	Not Qualified	RAM（字数）：	131072
座面最大高度：	2.7 mm	子类别：	Digital Signal Processors
最大压摆率：	600 mA	最大供电电压：	3.45 V
最小供电电压：	3.15 V	标称供电电压：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Tin/Lead/Silver (Sn62Pb36Ag2)
端子形式：	BALL	端子节距：	1.27 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	30
宽度：	23 mm	uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER

ADSP-21060LAB-160 数据手册

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第2页

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第3页

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第4页

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第6页

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第7页

浏览型号ADSP-21060LAB-160的Datasheet PDF文件第8页

ADSP-21060/ADSP-21060L

Serial Ports

Link Ports

The ADSP-2106x features two synchronous serial ports that

provide an inexpensive interface to a wide variety of digital and

mixed-signal peripheral devices. The serial ports can operate at

the full clock rate of the processor, providing each with a maxi-

mum data rate of 40 Mbit/s. Independent transmit and receive

functions provide greater flexibility for serial communications.

Serial port data can be automatically transferred to and from

on-chip memory via DMA. Each of the serial ports offers TDM

multichannel mode.

The ADSP-2106x features six 4-bit link ports that provide addi-

tional I/O capabilities. The link ports can be clocked twice per

cycle, allowing each to transfer eight bits per cycle. Link port

I/O is especially useful for point-to-point interprocessor commu-

nication in multiprocessing systems.

The link ports can operate independently and simultaneously,

with a maximum data throughput of 240 Mbytes/s. Link port

data is packed into 32- or 48-bit words, and can be directly read

by the core processor or DMA-transferred to on-chip memory.

The serial ports can operate with little-endian or big-endian

transmission formats, with word lengths selectable from 3 bits to

32 bits. They offer selectable synchronization and transmit

modes as well as optional µ-law or A-law companding. Serial

port clocks and frame syncs can be internally or externally

generated.

Each link port has its own double-buffered input and output

registers. Clock/acknowledge handshaking controls link port

transfers. Transfers are programmable as either transmit or

receive.

Program Booting

The internal memory of the ADSP-2106x can be booted at

system power-up from either an 8-bit EPROM, a host proces-

sor, or through one of the link ports. Selection of the boot

source is controlled by the BMS (Boot Memory Select),

EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins.

32-bit and 16-bit host processors can be used for booting.

Multiprocessing

The ADSP-2106x offers powerful features tailored to multi-

processing DSP systems. The unified address space (see

Figure 4) allows direct interprocessor accesses of each ADSP-

2106x’s internal memory. Distributed bus arbitration logic is

included on-chip for simple, glueless connection of systems

containing up to six ADSP-2106xs and a host processor. Master

processor changeover incurs only one cycle of overhead. Bus

arbitration is selectable as either fixed or rotating priority. Bus lock

allows indivisible read-modify-write sequences for semaphores. A

vector interrupt is provided for interprocessor commands. Maxi-

mum throughput for interprocessor data transfer is 240 Mbytes/s

over the link ports or external port. Broadcast writes allow simulta-

neous transmission of data to all ADSP-2106xs and can be used

to implement reflective semaphores.

REV. D

–5–

1 2 3 456 7 8...47

下载PDF

与ADSP-21060LAB-160相关器件

型号	品牌	描述	获取价格	数据表
ADSP-21060LABZ-160	ADI	SHARC Processor	获取价格
ADSP-21060LC	ADI	ADSP-21060 Industrial SHARC DSP Microcomputer Family	获取价格
ADSP-21060LCB-133	ROCHESTER	48-BIT, 33.33 MHz, OTHER DSP, PBGA225, PLASTIC, MS-034AAJ-2, BGA-225	获取价格
ADSP-21060LCB-133	ADI	SHARC Processor	获取价格
ADSP-21060LCBZ-133	ADI	SHARC Processor	获取价格
ADSP-21060LCW-133	ADI	ADSP-21060 Industrial SHARC DSP Microcomputer Family	获取价格

与ADSP-21060LAB-160相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

5
PCF8591数据手册解读：参数、引脚说明
2024-05-11

5
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

4
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

7

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21060LAB-160

ADSP-21060LAB-160 技术参数

ADSP-21060LAB-160 数据手册

与ADSP-21060LAB-160相关器件

与ADSP-21060LAB-160相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21060LAB-160

ADSP-21060LAB-160 技术参数

ADSP-21060LAB-160 数据手册

与ADSP-21060LAB-160相关器件

与ADSP-21060LAB-160相关文章

您还可以找

您在本页遇到什么问题？