5秒后页面跳转
ADS62C17_1 PDF预览

ADS62C17_1

更新时间: 2024-02-15 07:55:31
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
67页 3085K
描述
Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost

ADS62C17_1 数据手册

 浏览型号ADS62C17_1的Datasheet PDF文件第2页浏览型号ADS62C17_1的Datasheet PDF文件第3页浏览型号ADS62C17_1的Datasheet PDF文件第4页浏览型号ADS62C17_1的Datasheet PDF文件第5页浏览型号ADS62C17_1的Datasheet PDF文件第6页浏览型号ADS62C17_1的Datasheet PDF文件第7页 
ADS62C17  
www.ti.com ............................................................................................................................................................. SLAS631AAPRIL 2009REVISED JULY 2009  
Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost  
1
FEATURES  
Programmable Gain up to 6dB for SNR/SFDR  
Trade-off  
Maximum Sample Rate: 200 MSPS  
11-bit Resolution with No Missing Codes  
90 dBc SFDR at Fin = 10 MHz  
DC Offset Correction  
Gain Tuning Capability in Fine Steps (0.001  
dB) Allows Channel-to-channel Gain Matching  
79.8 dBFS SNR at 125 MHz IF, 20 MHz BW  
using TI proprietary SNRBoost technology  
Supports Input Clock Amplitude Down to 400  
mV p-p Differential  
Total Power 1.1 W at 200 MSPS  
90 dB Cross-talk  
Internal and External Reference Support  
64-QFN Package (9 mm × 9 mm)  
Double Data Rate (DDR) LVDS and Parallel  
CMOS Output Options  
DESCRIPTION  
ADS62C17 is a dual channel 11-bit, 200 MSPS A/D converter that combines high dynamic performance and low  
power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width  
communications applications.  
ADS62C17 uses TI-proprietary SNRBoost technology that can be used to overcome SNR limitation due to  
quantization noise for bandwidths less than Nyquist (Fs/2). It includes several useful and commonly used digital  
functions such as ADC offset correction, gain (0 to 6 dB in steps of 0.5 dB) and gain tuning (in fine steps of 0.001  
dB).  
The gain option can be used to improve SFDR performance at lower full-scale input ranges. Using the gain  
tuning capability, each channel’s gain can be set independently to improve channel-to-channel gain matching.  
The device also includes a dc offset correction loop that can be used to cancel the ADC offset.  
Both DDR LVDS (Double Data Rate) and parallel CMOS digital output interfaces are available. It includes  
internal references while the traditional reference pins and associated decoupling capacitors have been  
eliminated. Nevertheless, the device can also be driven with an external reference.  
The device is specified over the industrial temperature range (–40°C to 85°C).  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2009, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与ADS62C17_1相关器件

型号 品牌 获取价格 描述 数据表
ADS62C17IRGC25 TI

获取价格

Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost
ADS62C17IRGCR TI

获取价格

Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost
ADS62C17IRGCT TI

获取价格

Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost
ADS62P15 TI

获取价格

Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15_09 TI

获取价格

Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15_1 TI

获取价格

Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15IRGC25 TI

获取价格

Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15IRGCR TI

获取价格

Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15IRGCRG4 TI

获取价格

Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15IRGCT TI

获取价格

Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs