5秒后页面跳转
捷配首页

Datasheet > 转换器 > 模数转换器> ADS62P23
ADS62P23 PDF预览

ADS62P23

更新时间： 2024-02-27 15:59:08
品牌 Logo 应用领域
德州仪器 - TI 输出元件双倍数据速率
页数 文件大小 规格书
70页 1787K
描述
DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

阅读下载

中文翻译

获取价格

ADS62P23 技术参数

生命周期：Obsolete零件包装代码：QFN
包装说明：HVQCCN,针数：64
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.5
最大模拟输入电压：2 V最小模拟输入电压：
转换器类型：ADC, PROPRIETARY METHODJESD-30 代码：S-PQCC-N64
JESD-609代码：e4长度：9 mm
模拟输入通道数量：1位数：12
功能数量：2端子数量：64
最高工作温度：85 °C最低工作温度：-40 °C
输出位码：BINARY, OFFSET BINARY, 2'S COMPLEMENT BINARY输出格式：PARALLEL, WORD
封装主体材料：PLASTIC/EPOXY封装代码：HVQCCN
封装形状：SQUARE封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
认证状态：Not Qualified采样速率：80 MHz
采样并保持/跟踪并保持：SAMPLE座面最大高度：1 mm
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：NICKEL PALLADIUM GOLD端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
宽度：9 mm

ADS62P23 数据手册

 浏览型号ADS62P23的Datasheet PDF文件第2页浏览型号ADS62P23的Datasheet PDF文件第3页浏览型号ADS62P23的Datasheet PDF文件第4页浏览型号ADS62P23的Datasheet PDF文件第5页浏览型号ADS62P23的Datasheet PDF文件第6页浏览型号ADS62P23的Datasheet PDF文件第7页 
ADS62P45, ADS62P44  
ADS62P43, ADS62P42  
www.ti.com  
SLAS561A–JULY 2007–REVISED FEBRUARY 2008  
DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS  
1
FEATURES  
DESCRIPTION  
•
•
•
•
•
Maximum Sample Rate: 125 MSPS  
14-Bit Resolution with No Missing Codes  
95 dB Crosstalk  
ADS62P4X is a dual channel 14-bit A/D converter  
family with maximum sample rates up to 125 MSPS.  
It combines high performance and low power  
consumption in a compact 64 QFN package. Using  
an internal sample and hold and low jitter clock  
buffer, the ADC supports high SNR and high SFDR at  
high input frequencies. It has coarse and fine gain  
options that can be used to improve SFDR  
performance at lower full-scale input ranges.  
Parallel CMOS and DDR LVDS Output Options  
3.5 dB Coarse Gain and Programmable Fine  
Gain up to 6 dB for SNR/SFDR Trade-Off  
•
Digital Processing Block with:  
–
–
–
–
Offset Correction  
Fine Gain Correction, in Steps of 0.05 dB  
Decimation by 2/4/8  
ADS62P4X includes a digital processing block that  
consists of several useful and commonly used digital  
functions such as ADC offset correction, fine gain  
correction (in steps of 0.05 dB), decimation by 2,4,8  
and in-built and custom programmable filters. By  
default, the digital processing block is bypassed, and  
its functions are disabled.  
Built-in and Custom Programmable 24-Tap  
Low-/High-/Band-Pass Filters  
•
Supports Sine, LVPECL, LVDS and LVCMOS  
Clocks and Amplitude Down to 400 mVPP  
•
•
Clock Duty Cycle Stabilizer  
Two output interface options exist – parallel CMOS  
and DDR LVDS (Double Data Rate). ADS62P4X  
includes internal references while traditional  
reference pins and associated decoupling capacitors  
have been eliminated. Nevertheless, the device can  
also be driven with an external reference. The device  
is specified over the industrial temperature range  
(–40°C to 85°C).  
Internal Reference; Supports External  
Reference also  
•
•
64-QFN Package (9mm × 9mm)  
Pin Compatible 12-Bit Family (ADS62P2X)  
APPLICATIONS  
•
•
•
•
•
•
•
Wireless Communications Infrastructure  
Software Defined Radio  
Power Amplifier Linearization  
802.16d/e  
Medical Imaging  
Radar Systems  
Test and Measurement Instrumentation  
ADS62P4X Performance Summary  
ADS62P45  
88  
ADS62P44  
ADS62P43  
93  
ADS62P42  
94  
Fin = 10 MHz (0 dB gain)  
Fin = 190 MHz (3.5 dB gain)  
Fin = 10 MHz (0 dB gain)  
Fin = 190 MHz (3.5 dB gain)  
92  
86  
SFDR, dBc  
84  
87  
85  
73.7  
70.8  
799  
74.2  
71  
74.6  
71.3  
594  
74.7  
70.9  
515  
SINAD, dBFS  
Analog Power, mW  
710  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2007–2008, Texas Instruments Incorporated  
1234567...70

中文翻译

下载PDF

ADS62P23 替代型号

型号 品牌 替代类型 描述 数据表
ADS62P24 TI

功能相似

 DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P22 TI

功能相似

 DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P15 TI

功能相似

 Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs

与ADS62P23相关器件

型号 品牌 获取价格 描述 数据表
ADS62P23IRGCR TI

获取价格

 		DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P23IRGCRG4 TI

获取价格

 		2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64, 9 X 9 MM, GREEN, PLASTIC, VQF
ADS62P23IRGCT TI

获取价格

 		DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P23IRGCTG4 TI

获取价格

 		2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64, 9 X 9 MM, GREEN, PLASTIC, VQF
ADS62P24 TI

获取价格

 		DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P24IRGC25 TI

获取价格

 		2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64, 9 X 9 MM, GREEN, PLASTIC, VQF
ADS62P24IRGCR TI

获取价格

 		DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P24IRGCT TI

获取价格

 		DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P24RGC TI

获取价格

 		DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64, 9 X 9 MM, GREEN, PLASTIC
ADS62P25 TI

获取价格

 		DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

与ADS62P23相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证