700 MHz to 3000 MHz, Dual Passive
Receive Mixer with Integrated PLL and VCO
Data Sheet
ADRF6614
FEATURES
FUNCTIONAL BLOCK DIAGRAM
RF frequency: 700 MHz to 3000 MHz, continuous
LO input frequency: 200 MHz to 2700 MHz, high-side or low-
side injection
IF range: 40 MHz to 500 MHz
Power conversion gain of 9.0 dB
Phase noise performance of −144 dBc/Hz at 800 kHz offset
supporting stringent GSM standards in both 800 MHz to
900 MHz and 1800 MHz to 1900 MHz bands
Single-sideband (SSB) noise figure of 11.3 dB
Input IP3 of 30 dBm
2
46
45 44
48 47 43 42
39 38
41 40 37
1
3
6
7
34
33
32
GND
GND
GND
VCC1
VCC10
VCC9
VCC8
PLL REF BUFFER
PFD/CP
FRACTIONAL DIVIDER
VCO
VCO
VCO
36
35
RFBCT1
RFIN1
31 VCC7
30 LDO2
÷1 TO
32
4
5
EXTVCOIN+
EXTVCOIN–
26
RFIN2
ADRF6614
8
25
DECL1
DECL2
DECL3
DECL4
DECL5
RFBCT2
PLL
3.3V
LDO
VCO
LDO
9
Input P1dB of 10.6 dBm
Typical LO input drive of 0 dBm
Single-ended, 50 Ω RF port
29
28
27
VCC6
VCC5
VCC4
SPI
CONTROL
10
11
12
SPI
2.5V 3.3V
LDO LDO
DIV
13 14
15 16 17 18 19
22 23
20 21 24
Single-ended or balanced LO input port
Serial port interface (SPI) control on all functions
Exposed pad, 7 mm × 7 mm, 48-lead LFCSP
Figure 1.
APPLICATIONS
Multiband/multistandard cellular base station diversity receivers
Wideband radio link diversity downconverters
Multimode cellular extenders and picocells
IF buffer amplifiers follow the passive mixer cores, yielding
typical power conversion gains of 9.0 dB, and can be matched
to a wide range of output impedances.
GENERAL DESCRIPTION
The ADRF6614 is a dual radio frequency (RF) mixer and
intermediate frequency (IF) amplifier with an integrated phase-
locked loop (PLL) and voltage controlled oscillators (VCOs). The
ADRF6614 uses revolutionary broadband square wave limiting
local oscillator (LO) amplifiers to achieve a wideband RF bandwidth
of 700 MHz to 3000 MHz. Unlike narrow-band sine wave LO
amplifier solutions, the LO can be applied above or below the RF
input over a wide bandwidth. Energy storage elements are not
utilized in the LO amplifier, thus dc current consumption also
decreases with decreasing LO frequency.
The PLL architecture supports both integer-N and fractional-N
operation and can generate the entire LO frequency range of
200 MHz to 2700 MHz using an external reference input frequency
anywhere in the range of 12 MHz to 320 MHz. An external loop
filter provides flexibility in trading off phase noise vs. acquisition
time. To reduce fractional spurs in fractional-N mode, a Σ-Δ
modulator controls the post VCO-programmable divider. The
device integrates six VCO cores, four of which provide complete
frequency coverage between 200 MHz and 2700 MHz, and meet
the GSM phase noise requirements in the 800 MHz and 900 MHz
bands. Two additional GSM only cores enable the ADRF6614 to
meet the GSM phase noise requirements in the digital cellular
system 1800 MHz (DCS1800) and personal communications
service 1900 MHz (PCS1900) bands.
The ADRF6614 utilizes highly linear, doubly balanced passive
mixer cores with integrated RF and LO balancing circuits to
allow single-ended operation. Integrated RF baluns allow optimal
performance over the 700 MHz to 3000 MHz RF input frequency.
The balanced passive mixer arrangement provides outstanding LO
to RF and LO to IF leakages, excellent RF to IF isolation, and
excellent intermodulation performance over the full RF bandwidth.
All features of the ADRF6614 are controlled via a 3-wire SPI,
resulting in optimum performance and minimum external
components.
The balanced mixer cores provide extremely high input linearity,
allowing the device to be used in demanding wideband applications
where in-band blocking signals may otherwise result in the degra-
dation of dynamic range. Noise performance under blocking is
comparable to narrow-band passive mixer designs. High linearity
The ADRF6614 is fabricated using a BiCMOS, high performance
IC process. The device is available in a 7 mm × 7 mm, 48-lead
LFCSP package and operates over a −40°C to +85°C temperature
range. An evaluation board is available.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
5秒后页面跳转
MBRS340T3G手册解读：参数说明、产品特性及应用
PMOS管背靠背连接：串联还是并联？
高压电解电容的分类与选型策略
数码管：基本概念、分类、技术发展及市场趋势
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
