5秒后页面跳转
捷配首页

Datasheet > ADP7118AUJZ-4.5-R7
ADP7118AUJZ-4.5-R7 PDF预览

ADP7118AUJZ-4.5-R7

更新时间： 2024-11-24 02:40:39
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 915K
描述
20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator

阅读下载

中文翻译

获取价格

ADP7118AUJZ-4.5-R7 数据手册

 浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第2页浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第3页浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第4页浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第5页浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第6页浏览型号ADP7118AUJZ-4.5-R7的Datasheet PDF文件第7页 
20 V, 200 mA, Low Noise,  
CMOS LDO Linear Regulator  
ADP7118  
Data Sheet  
FEATURES  
TYPICAL APPLICATION CIRCUITS  
Low noise: 11 µV rms independent of fixed output voltage  
PSRR of 88 dB at 10 kHz, 68 dB at 100 kHz, 50 dB at 1 MHz,  
ADP7118  
V
= 6V  
V
= 5V  
OUT  
IN  
VIN  
VOUT  
C
C
VOUT ≤ 5 V, VIN = 7 V  
IN  
OUT  
2.2µF  
2.2µF  
Input voltage range: 2.7 V to 20 V  
Maximum output current: 200 mA  
Initial accuracy: 0.8%  
Accuracy over line, load, and temperature  
−1.2% to +1.5%, TJ = −40°C to +85°C  
1.8%, TJ = −40°C to +125°C  
SENSE/ADJ  
ON  
EN  
SS  
C
GND  
SS  
1nF  
OFF  
Figure 1. ADP7118 with Fixed Output Voltage, 5 V  
Low dropout voltage: 200 mV (typical) at a 200 mA load,  
ADP7118  
V
= 7V  
V
= 6V  
VOUT = 5 V  
IN  
OUT  
VIN  
VOUT  
User programmable soft start (LFCSP and SOIC only)  
Low quiescent current, IGND = 50 μA (typical) with no load  
Low shutdown current: 1.8 μA at VIN = 5 V, 3.0 μA at VIN = 20 V  
Stable with a small 2.2 µF ceramic output capacitor  
Fixed output voltage options: 1.8 V, 2.5 V, 3.3 V, 4.5 V, and 5.0 V  
16 standard voltages between 1.2 V and 5.0 V are available  
Adjustable output from 1.2 V to VIN – VDO, output can be  
adjusted above initial set point  
C
C
OUT  
2.2µF  
IN  
2kΩ  
2.2µF  
SENSE/ADJ  
10kΩ  
ON  
EN  
SS  
C
GND  
SS  
1nF  
OFF  
Figure 2. ADP7118 with 5 V Output Adjusted to 6 V  
Precision enable  
2 mm × 2 mm, 6-lead LFCSP, 8-Lead SOIC, 5-Lead TSOT  
AEC-Q100 qualified for automotive applications  
APPLICATIONS  
Regulation to noise sensitive applications  
ADC and DAC circuits, precision amplifiers, power for  
VCO VTUNE control  
Communications and infrastructure  
Medical and healthcare  
Industrial and instrumentation  
Supported by ADIsimPower tool  
GENERAL DESCRIPTION  
The ADP7118 is a CMOS, low dropout (LDO) linear regulator  
that operates from 2.7 V to 20 V and provides up to 200 mA of  
output current. This high input voltage LDO is ideal for the  
regulation of high performance analog and mixed-signal circuits  
operating from 19 V down to 1.2 V rails. Using an advanced  
proprietary architecture, the device provides high power supply  
rejection, low noise, and achieves excellent line and load transient  
response with a small 2.2 µF ceramic output capacitor. The  
ADP7118 regulator output noise is 11 μV rms independent of  
the output voltage for the fixed options of 5 V or less.  
Additional voltages available by special order are 1.5 V, 1.85 V,  
2.0 V, 2.2 V, 2.75 V, 2.8 V, 2.85 V, 3.8 V, 4.2 V, and 4.6 V.  
Each fixed output voltage can be adjusted above the initial set  
point with an external feedback divider. This allows the ADP7118  
to provide an output voltage from 1.2 V to VIN − VDO with high  
PSRR and low noise.  
User programmable soft start with an external capacitor is  
available in the LFCSP and SOIC packages.  
The ADP7118 is available in a 6-lead, 2 mm × 2 mm LFCSP  
making it not only a very compact solution, but it also provides  
excellent thermal performance for applications requiring up to  
200 mA of output current in a small, low profile footprint. The  
ADP7118 is also available in a 5-lead TSOT and an 8-lead SOIC.  
The ADP7118 is available in 16 fixed output voltage options.  
The following voltages are available from stock: 1.2 V  
(adjustable), 1.8 V, 2.5 V, 3.3 V, 4.5 V, and 5.0 V.  
Rev. F  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumedby Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice.  
No license is granted by implication or otherwise under any patent or patent rights of Analog  
Devices. Trademarks and registeredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2014–2020 Analog Devices, Inc. All rights reserved.  
Technical Support  
www.analog.com  
 
 
 
 
1234567...24

中文翻译

下载PDF

与ADP7118AUJZ-4.5-R7相关器件

型号 品牌 获取价格 描述 数据表
ADP7118AUJZ-5.0-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118AUJZ-R2 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118AUJZ-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118CP-EVALZ ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118RD-EVALZ ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118UJ-EVALZ ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118WAUJZ-1.8-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118WAUJZ-2.5-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118WAUJZ-3.3-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
ADP7118WAUJZ-5.0-R7 ADI

获取价格

 		20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator

与ADP7118AUJZ-4.5-R7相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证