Datasheet > ADP7102ARDZ-5.0-R7

ADP7102ARDZ-5.0-R7

更新时间： 2024-01-04 08:36:06

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
28页	744K
描述
20 V, 300 mA, Low Noise, CMOS LDO

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADP7102ARDZ-5.0-R7 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	HSOP,	针数：	8
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	1.63
最大回动电压 1：	0.325 V	最大输入电压：	20 V
最小输入电压：	3.3 V	JESD-30 代码：	R-PDSO-G8
JESD-609代码：	e3	长度：	4.9 mm
湿度敏感等级：	3	功能数量：	1
端子数量：	8	工作温度TJ-Max：	125 °C
工作温度TJ-Min：	-40 °C	最大输出电流 1：	0.3 A
最大输出电压 1：	5.05 V	最小输出电压 1：	4.9 V
标称输出电压 1：	5 V	封装主体材料：	PLASTIC/EPOXY
封装代码：	HSOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, HEAT SINK/SLUG	峰值回流温度（摄氏度）：	NOT SPECIFIED
调节器类型：	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	座面最大高度：	1.75 mm
表面贴装：	YES	技术：	CMOS
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	3.9 mm
Base Number Matches：	1

ADP7102ARDZ-5.0-R7 数据手册

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第2页

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第3页

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第4页

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第5页

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第6页

浏览型号ADP7102ARDZ-5.0-R7的Datasheet PDF文件第7页

20 V, 300 mA, Low Noise, CMOS LDO

Data Sheet

ADP7102

FEATURES

TYPICAL APPLICATION CIRCUITS

Input voltage range: 3.3 V to 20 V

Maximum output current: 300 mA

VOUT = 5V

VIN

VOUT

VIN = 8V

CIN

1µF

COUT

1µF

SENSE

Low noise: 15 µV rms for fixed output versions

PSRR performance of 60 dB at 10 kHz, V_OUT= 3.3 V

Reverse current protection

Low dropout voltage: 200 mV at 300 mA load

Initial accuracy: 0.8%

RPG

100kΩ

EN/

UVLO

OFF

100kΩ

GND

Accuracy over line, load, and temperature: −2%, +1%

Low quiescent current (V_IN= 5 V), I_GND= 750 μA with 300 mA

load

Low shutdown current: 40 µA at V_IN= 12 V

Stable with small 1 µF ceramic output capacitor

7 fixed output voltage options: 1.5 V, 1.8 V, 2.5 V, 3 V, 3.3 V,

5 V, and 9 V

Adjustable output from 1.22 V to V_IN– V_DO

Foldback current limit and thermal overload protection

User programmable precision UVLO/enable

Power good indicator

Figure 1. ADP7102 with Fixed Output Voltage, 5 V

VOUT = 5V

COUT

1µF

VIN

VOUT

ADJ

VIN = 8V

CIN

1µF

40.2kΩ

13kΩ

100kΩ

RPG

100kΩ

EN/

UVLO

OFF

100kΩ

GND

Figure 2. ADP7102 with Adjustable Output Voltage, 5 V

8-lead LFCSP and 8-lead SOIC packages

APPLICATIONS

Regulation to noise sensitive applications: ADC, DAC

circuits, precision amplifiers, high frequency oscillators,

clocks, and PLLs

Communications and infrastructure

Medical and healthcare

Industrial and instrumentation

GENERAL DESCRIPTION

The ADP7102 is a CMOS, low dropout linear regulator that

operates from 3.3 V to 20 V and provides up to 300 mA of

output current. This high input voltage LDO is ideal for

regulation of high performance analog and mixed signal

circuits operating from 19 V to 1.22 V rails. Using an

advanced proprietary architecture, it provides high power

supply rejection, low noise, and achieves excellent line and

load transient response with just a small 1 µF ceramic

output capacitor.

The ADP7102 output noise voltage is 15 μV rms and is inde-

pendent of the output voltage. A digital power good output

allows power system monitors to check the health of the output

voltage. A user programmable precision undervoltage lockout

function facilitates sequencing of multiple power supplies.

The ADP7102 is available in 8-lead, 3 mm × 3 mm LFCSP

and 8-lead SOIC packages. The LFCSP offers a very compact

solution and also provides excellent thermal performance for

applications requiring up to 300 mA of output current in a

small, low-profile footprint.

The ADP7102 is available in 7 fixed output voltage options and

an adjustable version, which allows output voltages that range

from 1.22 V to V_IN− V_DOvia an external feedback divider.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rightsof third parties that may result fromits use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks andregisteredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...28

下载PDF

与ADP7102ARDZ-5.0-R7相关器件

型号	品牌	描述	获取价格	数据表
ADP7102ARDZ-9.0-R7	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格
ADP7102ARDZ-R7	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格
ADP7102CP-EVALZ	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格
ADP7102CPZ-REDYKIT	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格
ADP7102RD-EVALZ	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格
ADP7102RDZ-REDYKIT	ADI	20 V, 300 mA, Low Noise, CMOS LDO	获取价格

与ADP7102ARDZ-5.0-R7相关文章

AT24C256芯片手册参数分析、引脚说明、读写程序示例
2024-05-28

2
LAN8720A的替代型号推荐、资料手册数据分析、特点介绍
2024-05-28

6
SS8550数据手册：应用场景、主要参数分析、特性分析
2024-05-28

6
UC3845全面解析：资料手册参数、引脚详解、维修技巧与替代型号推荐
2024-05-28

6

产品中心

服务支持

精选活动

关于我们

帮助中心

ADP7102ARDZ-5.0-R7

ADP7102ARDZ-5.0-R7 技术参数

ADP7102ARDZ-5.0-R7 数据手册

与ADP7102ARDZ-5.0-R7相关器件

与ADP7102ARDZ-5.0-R7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADP7102ARDZ-5.0-R7

ADP7102ARDZ-5.0-R7 技术参数

ADP7102ARDZ-5.0-R7 数据手册

与ADP7102ARDZ-5.0-R7相关器件

与ADP7102ARDZ-5.0-R7相关文章

您还可以找

您在本页遇到什么问题？