5秒后页面跳转
ADLT2852S PDF预览

ADLT2852S

更新时间: 2024-11-06 14:57:47
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
12页 418K
描述
3.3 V、20 Mbps RS485/RS422收发器

ADLT2852S 数据手册

 浏览型号ADLT2852S的Datasheet PDF文件第2页浏览型号ADLT2852S的Datasheet PDF文件第3页浏览型号ADLT2852S的Datasheet PDF文件第4页浏览型号ADLT2852S的Datasheet PDF文件第5页浏览型号ADLT2852S的Datasheet PDF文件第6页浏览型号ADLT2852S的Datasheet PDF文件第7页 
Data Sheet  
ADLT2852S-CSL  
Commercial Space  
Product  
3.3 V, 20 Mbps RS485/RS422 Transceiver  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
3.3 V supply voltage  
20 Mbps maximum data rate  
No damage or latch-up up to ±15 kV HBM  
Guaranteed fail-safe receiver operation over the entire common-  
mode range  
Current-limited drivers and thermal shutdown  
Power-up and power-down glitch free driver outputs  
Low operating current: 370 µA typical in receive mode  
Compatible with TIA/EIA-485-A specifications  
Available in 14-lead SOIC_N package  
COMMERCIAL SPACE FEATURES  
Supports aerospace applications  
Wafer diffusion lot traceability  
Radiation lot acceptance testing: TID  
Radiation benchmark  
Single event latch-up  
APPLICATIONS  
Low Earth orbit (LEO) space payloads  
Low power RS485/RS422 transceiver  
Level translator  
Figure 1. Functional Block Diagram  
Backplane transceiver  
GENERAL DESCRIPTION  
The ADLT2852S-CSL is a low power, 20 Mbps RS485/RS422  
transceiver operating on a 3.3 V supply. The receiver has a fail-safe  
feature that guarantees a high output state under conditions of  
floating or shorted inputs.  
Enhanced electrostatic discharge (ESD) protection allows this de-  
vice to withstand up to ±15 kV human body model (HBM) on the  
transceiver interface pins without latch-up or damage.  
The ADLT2852S-CSL is specified over the −55°C to +125°C tem-  
perature range. Additional application and technical information can  
be found in the Commercial Space Products Program brochure and  
the LTC2852 data sheet.  
The driver maintains a high output impedance over the entire com-  
mon-mode range when disabled or when the supply is removed.  
Excessive power dissipation caused by bus contention or a fault is  
prevented by current limiting all outputs and by thermal shutdown.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog  
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to  
change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective owners.  
DOCUMENT FEEDBACK  
TECHNICAL SUPPORT  

与ADLT2852S相关器件

型号 品牌 获取价格 描述 数据表
ADLTS1LX ADL

获取价格

PC/104-Plus
ADLTS2HSS ADL

获取价格

Power Management
ADLTS2HSS-Fan ADL

获取价格

Power Management
ADLTS2LX ADL

获取价格

PC/104-Plus
ADLTS2Pipe ADL

获取价格

Power Management
ADLTS3LX ADL

获取价格

PC/104-Plus
ADLTS4LX-FS ADL

获取价格

PC/104-Plus
ADLTS4LX-HS ADL

获取价格

PC/104-Plus
ADM00308 MICROCHIP

获取价格

Highly Integrated 3-Phase BLDC Sinusoidal Sensorless
ADM051-1/12VDC ETC

获取价格

Analog IC