User Defined Fault Protection and
Detection,10 Ω RON, Quad Channel Protector
Data Sheet
ADG5462F
FEATURES
FUNCTIONAL BLOCK DIAGRAM
V
V
SS
DD
User defined secondary supplies set overvoltage level
Overvoltage protection up to −55 V and +55 V
Power-off protection up to −55 V and +55 V
Overvoltage detection on source pins
D1
D2
S1
S2
Minimum secondary supply level: 4.5 V single-supply
Interrupt flag indicates fault status
Low on resistance: 10 Ω typical
On-resistance flatness: 0.5 Ω maximum
4 kV human body model (HBM) ESD rating
Latch-up immune under any circumstance
D3
D4
S3
S4
V
V
OUT
IN
FF
ADG5462F
POSFV NEGFV DR
V
SS to VDD analog signal range
Figure 1.
5 V to 22 V dual supply operation
8 V to 44 V single-supply operation
Fully specified at 15 V, 20 V, +12 V, and +36 V
APPLICATIONS
Analog input/output modules
Process control/distributed control systems
Data acquisition
Instrumentation
Avionics
Automatic test equipment
Communication systems
The low on-resistance of these switches, combined with the
on-resistance flatness over a significant portion of the signal
range make them an ideal solution for data acquisition and
instrumentation applications where excellent linearity and low
distortion are critical.
GENERAL DESCRIPTION
The ADG5462F contains four channels that are overvoltage
protected. The channel protector is placed in series with the signal
path and protects sensitive components from overvoltage faults
in that path. The channel protector prevents overvoltages when
powered and unpowered, and it is ideal for use in applications
where correct power supply sequencing cannot always be guaranteed.
The primary supply voltages define the on-resistance profile,
while the secondary supply voltages define the voltage level at
which the overvoltage protection engages.
PRODUCT HIGHLIGHTS
1. Source pins (Sx) are protected against voltages greater than
the secondary supply rails (POSFV and NEGFV), up to
−55 V and +55 V.
2. In an unpowered state, source pins (Sx) are protected
against voltages from −55 V to +55 V.
3. Overvoltage detection with digital output indicates the
operating state of the channels.
4. Trench isolation guards against latch-up.
When no power supplies are present, the channel remains in the off
condition, and the channel inputs are high impedance. Under
normal operating conditions, if the analog input signal levels on
any Sx pin exceed positive fault voltage (POSFV) or negative fault
voltage (NEGFV) by a threshold voltage (VT), the channel turns
off and that Sx pin becomes high impedance. If the DR pin is
driven low, the drain pin (Dx) is pulled to the secondary supply
voltage that was exceeded. The output profile for each DR voltage
level is shown in Figure 49. Input signal levels up to −55 V or
+55 V relative to ground are blocked in both the powered and
unpowered conditions.
5. Optimized for low on-resistance and on-resistance flatness.
6. The ADG5462F operates from a dual power supply range of
5 V to 22 V or a single power supply range of 8 V to 44 V.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
