5秒后页面跳转
ADF4158_18 PDF预览

ADF4158_18

更新时间: 2022-02-26 14:07:29
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
35页 561K
描述
Direct Modulation/Waveform Generating Fractional-N Frequency Synthesizer

ADF4158_18 数据手册

 浏览型号ADF4158_18的Datasheet PDF文件第1页浏览型号ADF4158_18的Datasheet PDF文件第2页浏览型号ADF4158_18的Datasheet PDF文件第4页浏览型号ADF4158_18的Datasheet PDF文件第5页浏览型号ADF4158_18的Datasheet PDF文件第6页浏览型号ADF4158_18的Datasheet PDF文件第7页 
Data Sheet  
ADF4158  
REVISION HISTORY  
6/2018—Rev. H to Rev. I  
6/2012—Rev. C to Rev. D  
Updated Outline Dimensions........................................................35  
Changes to Ordering Guide...........................................................35  
Changes to Table 3 and Figure 3 .....................................................6  
Added Figure 4; Renumbered Sequentially ...................................6  
Added Negative Bleed Current Section........................................21  
Changes to Figure 27 ......................................................................21  
8/2017—Rev. G to Rev. H  
Changed CP-24-7 to CP-24-8...................................... Throughout  
Changes to Figure 5...........................................................................8  
Updated Outline Dimensions........................................................35  
Changes to Ordering Guide...........................................................35  
12/2011—Rev. B to Rev. C  
Changes to Features Section ............................................................1  
Changes to Figure 6 Caption and Figure 9 Caption .....................9  
Changes to Figure 11 ......................................................................10  
Changes to Figure 19 ......................................................................12  
Changes to Figure 20 ......................................................................13  
Changed 12-Bit MOD Divider Section to 12-Bit CLK1 Divider  
Section ..............................................................................................17  
Changes to 12-Bit CLK1 Divider Section .....................................17  
Changes to Figure 24 ......................................................................18  
Changes to Delay Clock Select Section and Figure 29...............24  
Changes to Timeout Interval Section...........................................27  
Changes to FMCW Radar Ramp Settings Worked Example  
Section ..............................................................................................28  
Changes to Delayed Start, Example Section and Delay Between  
Ramps, Example Section ................................................................29  
Changes to Fast-Lock Timer and Register Sequences Section  
and Fast Lock: An Example Section .............................................32  
Changes to Ordering Guide...........................................................35  
Added Automotive Products Section ...........................................35  
3/2014—Rev. F to Rev. G  
Changes to Timeout Interval Section...........................................27  
2/2014—Rev. E to Rev. F  
Changed CKJ to CLK, Table 3 .........................................................6  
Changed VDD to VDD Parameter to DVDD to AVDD Parameter,  
Table 4 .................................................................................................7  
Changes to 25-Bit Fixed Modulus Section...................................11  
Changes to Figure 22 ......................................................................14  
Added Σ-Δ Modulator Mode Section...........................................21  
Changed 12-Bit Clock Divider Value Section to 12-Bit CLK2  
Divider Value Section .....................................................................21  
Changes to Clock Divider (DIV) Mode, 12-Bit CLK2 Divider  
Value Section, and Figure 27 .........................................................21  
Changes to Frequency Deviation Section and Timeout Interval  
Section ..............................................................................................27  
Changes to FMCW Radar Ramp Settings Worked Example  
Section ..............................................................................................28  
Added External Control of Ramp Steps Section.........................30  
Changes to Figure 42 ......................................................................30  
Changes to Interrupt Modes and Frequency Readback  
9/2011—Rev. A to Rev. B  
Changes to Noise Characteristics Parameter.................................3  
7/2011—Rev. 0 to Rev. A  
Section ..............................................................................................31  
Added Fast Lock Mode Section.....................................................32  
Changes to Fast Lock Timer and Register Sequences Section,  
Fast Lock Example Section, and Fast Lock: Loop Filter Topology  
Section ..............................................................................................32  
Changes to Figure 21 ......................................................................13  
Changes to Figure 25 ......................................................................19  
Changes to 12-Bit Clock Divider Value Section .........................20  
Changes to Figure 28 ......................................................................22  
Changes to FMCW Radar Ramp Settings Worked Example  
Section ..............................................................................................26  
Added Ramp Programming Sequence Section, and added  
Other Waveforms Heading ............................................................27  
Changes to Figure 36 ......................................................................28  
Added Ramp Complete Signal to Muxout Section and changes  
to Figure 40 ......................................................................................29  
Added Figure 42; Renumbered Sequentially...............................30  
Changes to Figure 45 ......................................................................31  
Changes to Figure 46 ......................................................................33  
3/2013—Rev. D to Rev. E  
Changes to Figure 7, Figure 8, Figure 9, and Figure 10................9  
Changes to Figure 22 ......................................................................14  
Changes to Negative Bleed Current Section, Readback to  
MUXOUT Section, and Figure 27 ................................................21  
Changes to Figure 28 ......................................................................22  
Changes to FMCW Radar Ramp Settings Worked Example  
Section ..............................................................................................27  
4/2010—Revision 0: Initial Version  
Rev. I | Page 3 of 35  
 

与ADF4158_18相关器件

型号 品牌 描述 获取价格 数据表
ADF4158CCPZ ADI Direct Modulation/Waveform Generating, 6.1 GHz Fractional-N Frequency Synthesizer

获取价格

ADF4158CCPZ-RL7 ADI Direct Modulation/Waveform Generating, 6.1 GHz Fractional-N Frequency Synthesizer

获取价格

ADF4158WCCPZ ADI Direct Modulation/Waveform Generating, 6.1 GHz Fractional-N Frequency Synthesizer

获取价格

ADF4158WCCPZ-RL7 ADI Direct Modulation/Waveform Generating Fractional-N Frequency Synthesizer

获取价格

ADF4159 ADI Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer

获取价格

ADF4159_14 ADI Direct Modulation/Fast Waveform Generating,

获取价格