Ultrafast SiGe
Voltage Comparator
Preliminary Technical Data
ADCMP580/ADCMP581/ADCMP582
FEATURES
FUNCTIONAL BLOCK DIAGRAM
150 ps propagation delay
25 ps overdrive and slew rate dispersion
8 GHz equivalent input rise time bandwidth
100 ps minimum pulse width
35 ps typical output rise/fall
10 ps deterministic jitter(DJ)
200 fs random jitter (RJ)
V
TERMINATION
TP
V
NONINVERTING
INPUT
P
Q OUTPUT
Q OUTPUT
ADCMP580/
ADCMP581/
ADCMP582
CML/ECL/
PECL
V
INVERTING
INPUT
N
−2 V to +3 V input range with +5 V/−5.2 V supplies
On-chip terminations at both input pinsl
Resistor-programmable hysteresis
Differential latch control
V
TERMINATION
HYS
TN
LE INPUT
LE INPUT
Power supply rejection > 70 dB
Figure 1.
The 5 V power supplies enable a wide −2 V to +3 V input
range with logic levels referenced to the CML/NECL/PECL
outputs. The three inputs have 50 Ω on-chip termination
resistors with the optional capability to be left open (on an
individual pin basis) for applications requiring high impedance
input.
APPLICATIONS
Automatic test equipment (ATE)
High speed instrumentation
Pulse spectroscopy
Medical imaging and diagnostics
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Clock and data signal restoration
The CML output stage is designed to directly drive 400 mV into
50 Ω transmission lines terminated to ground. The NECL
output stages are designed to directly drive 400 mV into 50 Ω
terminated to −2 V. The PECL output stages are designed to
directly drive 400 mV into 50 Ω terminated to VCCO − 2 V. High
speed latch and programmable hysteresis are also provided. The
differential latch input controls are also 50 Ω terminated to an
independent VTT pin to interface to either CML or ECL or to
PECL logic.
GENERAL DESCRIPTION
The ADCMP580/ADCMP581/ADCMP582 are ultrafast voltage
comparators fabricated on Analog Devices, Inc.’s proprietary
XFCB3 Silicon Germanium (SiGe) bipolar process. The
ADCMP580 features CML output drivers; the ADCMP581
features reduced swing ECL (negative ECL) output drivers; and
the ADCMP582 features reduced-swing PECL (positive ECL)
output drivers.
The ADCMP580/ADCMP581/ADCMP582 are available in a
16-lead LFCSP package.
The three comparators offer 150 ps propagation delay and 100
ps minimum pulse width for 10 Gbps operation with 200 fs
random jitter (RJ). Overdrive and slew rate dispersion is
typically less than 25 ps.
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
www.analog.com
©22000043 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
