Datasheet > ADC12DJ4000RFZEGT

ADC12DJ4000RFZEGT

更新时间： 2024-01-20 10:08:25

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
199页	5707K
描述
ADC12DJ4000RF 8-GSPS Single-Channel or 4-GSPS Dual-Channel, 12-bit, RFSampling Analog-to-Digital Converter (ADC)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC12DJ4000RFZEGT 数据手册

浏览型号ADC12DJ4000RFZEGT的Datasheet PDF文件第2页

浏览型号ADC12DJ4000RFZEGT的Datasheet PDF文件第3页

浏览型号ADC12DJ4000RFZEGT的Datasheet PDF文件第4页

浏览型号ADC12DJ4000RFZEGT的Datasheet PDF文件第5页

浏览型号ADC12DJ4000RFZEGT的Datasheet PDF文件第6页

ADC12DJ4000RF

SLVSEO0 – AUGUST 2021

ADC12DJ4000RF 8-GSPS Single-Channel or 4-GSPS Dual-Channel, 12-bit, RF-

Sampling Analog-to-Digital Converter (ADC)

1 Features

3 Description

•

ADC core:

The ADC12DJ4000RF device is an RF-sampling,

giga-sample, analog-to-digital converter (ADC) that

can directly sample input frequencies from DC to

above 10 GHz. ADC12DJ4000RF can be configured

as a dual-channel, 4 GSPS ADC or single-channel,

8 GSPS ADC. Support of a useable input frequency

range of up to 10 GHz enables direct RF sampling

of L-band, S-band, C-band, and X-band for frequency

agile systems.

– 12-bit resolution

– Up to 8 GSPS in single-channel mode

– Up to 4 GSPS in dual-channel mode

Performance specifications:

– Noise floor (–20 dBFS, V_FS= 1 V_PP-DIFF):

•

Dual-channel mode: –152.3 dBFS/Hz

Single-channel mode: –155.0 dBFS/Hz

– ENOB (dual channel, F_IN= 2.4 GHz): 8.8 Bits

Buffered analog inputs with V_CMIof 0 V:

– Analog input bandwidth (–3 dB): 8 GHz

– Usable input frequency range: > 10 GHz

– Full-scale input voltage (V_FS, default): 0.8 V_PP

Noiseless aperture delay (t_AD) adjustment:

– Precise sampling control: 19-fs Step

– Simplifies synchronization and interleaving

– Temperature and voltage invariant delays

Easy-to-use synchronization features:

•

The ADC12DJ4000RF uses a high-speed JESD204C

output interface with up to 16 serialized lanes

supporting up to 17.16 Gbps line rate. Deterministic

latency and multi-device synchronization is supported

through JESD204C subclass-1. The JESD204C

interface can be configured to trade-off line rate and

number of lanes. Both 8b/10b and 64b/66b data

encoding schemes are supported. 64b/66b encoding

supports forward error correction (FEC) for improved

bit error rates. The interface is backwards compatible

with JESD204B receivers.

•

– Automatic SYSREF timing calibration

– Timestamp for sample marking

JESD204C serial data interface:

Innovative

synchronization

features,

including

– Maximum lane rate: 17.16 Gbps

– Support for 64b/66b and 8b/10b encoding

– 8b/10b modes are JESD204B compatible

Optional digital down-converters (DDC):

– 4x, 8x, 16x and 32x complex decimation

– Four independent 32-Bit NCOs per DDC

Peak RF Input Power (Diff): +26.5 dBm (+ 27.5

dBFS, 560x fullscale power)

noiseless aperture delay adjustment and SYSREF

windowing, simplify system design for multi-channel

applications. Optional digital down converters (DDCs)

are available to provide digital conversion to

baseband and to reduce the interface rate. A

programmable FIR filter allows on-chip equalization.

•

Device Information

PART NUMBER

PACKAGE⁽¹⁾

BODY SIZE (NOM)

•

Programmable FIR filter for equalization

Power consumption: 3.7 W

Power supplies: 1.1 V, 1.9 V

ADC12DJ4000RF

FCBGA (144) 10.00 mm × 10.00 mm

(1) For all available packages, see the package option

addendum at the end of the data sheet.

2 Applications

NCOA0 NCOA1 NCOB0 NCOB1 CALTRG PD

SCLK

•

Oscilloscopes and wideband digitizers

Communications testers (802.11ad, 5G)

Electronic warfare (SIGINT, ELINT)

Satellite communications (SATCOM)

RF-sampling software-defined radio (SDR)

Spectrometry

SDI

SDO

SCS\

SPI Registers and

Device Control

TMSTP+

TMSTP-

DA0+

DA0-

Crossbar MUX

or Interleaving

Input

MUX

JESD204C

Link

ADC

INA+

INA-

Digital Down

Converter (DDC)

Block

DA7+

DA7-

Over-

range

PFIR

Block

DDC Options:

DDC Bypass

SYNCSE\

Decimate-by-4

Decimate-by-8

Decimate-by-16

Decimate-by-32

DB0+

DB0-

INB+

INB-

Input

MUX

JESD204C

Link

ADC

DB7+

DB7-

Aperture

Delay Adjust

JMODE

CLK+

CLK-

Clock Distribution

and Synchronization

ORA0

ORA1

ORB0

ORB1

Status

Indicators

SYSREF+

SYSREF-

SYSREF

Windowing

CALSTAT

TDIODE+

TDIODE-

ADC12DJ4000RF Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...199

中文翻译

下载PDF

与ADC12DJ4000RFZEGT相关器件

型号	品牌	获取价格	描述	数据表
ADC12DJ5200ALREP	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的增强型 12 位 ADC \| A
ADC12DJ5200ALRSEP	TI	获取价格	Radiation-tolerant, 30-krad, 12-bit, dual 5.2-GSPS or single 10.4-GSPS ADC \| ALR \| 144 \| -
ADC12DJ5200-EP	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的增强型 12 位 ADC
ADC12DJ5200RF	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的射频采样 12 位 ADC
ADC12DJ5200RF_V01	TI	获取价格	ADC12DJ5200RF 10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analo
ADC12DJ5200RFAAV	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的射频采样 12 位 ADC \|
ADC12DJ5200RFAAVT	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的射频采样 12 位 ADC \|
ADC12DJ5200RFZEG	TI	获取价格	ADC12DJ5200RF 10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analo
ADC12DJ5200RFZEGT	TI	获取价格	ADC12DJ5200RF 10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analo
ADC12DJ5200SE	TI	获取价格	具有双通道 5.2GSPS 或单通道 10.4GSPS 的单端输入射频采样 12 位 AD

与ADC12DJ4000RFZEGT相关文章

IRF520PBF资料手册解读：电气参数、应用指南
2024-07-17

7
AP1152ADU51资料手册解读：低压差线性稳压器的全面剖析
2024-07-17

8
MB91F223S 微控制器详解：全方位解读其数据手册
2024-07-17

8
DS1135-8资料手册解读：深入探索高速硅定时电路的特性与应用
2024-07-16

12

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12DJ4000RFZEGT

ADC12DJ4000RFZEGT 数据手册

与ADC12DJ4000RFZEGT相关器件

与ADC12DJ4000RFZEGT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12DJ4000RFZEGT

ADC12DJ4000RFZEGT 数据手册

与ADC12DJ4000RFZEGT相关器件

与ADC12DJ4000RFZEGT相关文章

您还可以找

您在本页遇到什么问题？