ADC104S101
SNAS284F –FEBRUARY 2005–REVISED MARCH 2013
www.ti.com
Block Diagram
IN1
10-Bit
SUCCESSIVE
APPROXIMATION
ADC
V
.
.
.
A
MUX
T/H
GND
GND
IN4
SCLK
CS
CONTROL
LOGIC
DIN
DOUT
Pin Descriptions and Equivalent Circuits
Pin No.
ANALOG I/O
4-7
Pin Name
Description
IN1 to IN4
Analog inputs. These signals can range from 0V to VA.
DIGITAL I/O
10
SCLK
DOUT
Digital clock input. This clock directly controls the conversion and readout processes.
Digital data output. The output samples are clocked out of this pin on falling edges of the
SCLK pin.
9
8
Digital data input. The ADC104S101's Control Register is loaded through this pin on rising
edges of the SCLK pin.
DIN
CS
Chip select. On the falling edge of CS, a conversion process begins. Conversions continue
as long as CS is held low.
1
POWER SUPPLY
Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and
bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within 1
cm of the power pin.
2
3
VA
GND
The ground return for the supply and signals.
2
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: ADC104S101