Datasheet > ADC10030CIVT

ADC10030CIVT

更新时间： 2024-10-01 22:28:35

品牌	Logo	应用领域
美国国家半导体 - NSC		转换器
页数	文件大小	规格书
17页	420K
描述
10-Bit, 30 MSPS, 125 mW A/D Converter with Internal Sample and Hold

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC10030CIVT 数据手册

January 2000

ADC10030

10-Bit, 30 MSPS, 125 mW A/D Converter with Internal

Sample and Hold

General Description

Features

n Internal Sample-and-Hold

n Single +5V Operation

The ADC10030 is a low power, high performance CMOS

analog-to-digital converter that digitizes signals to 10 bits

resolution at sampling rates up to 30 Msps while consuming

a typical 125 mW from a single 5V supply. Reference force

and sense pins allow the user to connect an external refer-

ence buffer amplifier to ensure optimal accuracy. No missing

codes is guaranteed over the full operating temperature

range. The unique two-stage architecture achieves 9.1 Ef-

fective Bits with a 15 MHz input signal and a 30 MHz clock

frequency. Output formatting is straight binary coding.

n Low Power Standby Mode

n Guaranteed No Missing Codes

n TRI-STATE^®Outputs

n TTL/CMOS or 3V Logic Input/Output Compatible

Key Specifications

n Resolution

10 Bits

To ease interfacing to 3V systems, the digital I/O power pins

of the ADC10030 can be tied to a 3V power source, making

the outputs 3V compatible. When not converting, power con-

sumption can be reduced by pulling the PD (Power Down)

pin high, placing the converter into a low power standby

state, where it typically consumes less than 4 mW. The

ADC10030’s speed, resolution and single supply operation

makes it well suited for a variety of applications in video, im-

aging, communications, multimedia and high speed data ac-

quisition. Low power, single supply operation ideally suit the

ADC10030 for high speed portable applications, and its

speed and resolution are ideal for charge coupled device

(CCD) input systems.

n Conversion Rate

30 Msps

9.1 Bits (typ)

0.40 LSB (typ)

2 Clock Cycles

56 dB

n ENOB 15 MHz Input

n DNL

n Conversion Latency

n PSRR

n Power Consumption

n Low Power Standby Mode

125 mW (typ)

3.5 mW (typ)

Applications

n Digital Video

n Communications

n Document Scanners

n Medical Imaging

n Electro-Optics

The ADC10030 comes in a space saving 32-pin TQFP and

operates over the industrial (−40˚C ≤ T_A≤ +85˚C) tempera-

ture range.

n Plain Paper Copiers

n CCD Imaging

Connection Diagram

DS101064-1

TRI-STATE^®is a registered trademark of National Semiconductor Corporation.

DS101064

www.national.com

12 3 4 5 6 7...17

中文翻译

下载PDF

与ADC10030CIVT相关器件

型号	品牌	获取价格	描述	数据表
ADC10030CIVT/NOPB	TI	获取价格	IC 1-CH 10-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PQFP32, TQFP-32, Analog to Digital
ADC1003S030	IDT	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S030	NXP	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S030TS	IDT	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S030TS	NXP	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S030TS/C1,1	NXP	获取价格	IC 1-CH 10-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PDSO28, 5.30 MM, PLASTIC, MO-150, S
ADC1003S040	NXP	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S040	IDT	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S040TS	IDT	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S040TS	NXP	获取价格	Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator

与ADC10030CIVT相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10030CIVT

ADC10030CIVT 数据手册

与ADC10030CIVT相关器件

与ADC10030CIVT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10030CIVT

ADC10030CIVT 数据手册

与ADC10030CIVT相关器件

与ADC10030CIVT相关文章

您还可以找

您在本页遇到什么问题？