Data Sheet
ADAU1962A
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
1
2
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
DAC_BIAS3
DAC_BIAS4
AVDD3
NC
DAC_BIAS2
DAC_BIAS1
AVDD2
PIN 1
INDICATOR
3
4
DAC4N
5
NC
DAC4P
6
NC
DAC3N
7
NC
DAC3P
8
NC
DAC2N
9
NC
DAC2P
ADAU1962A
10
11
12
13
14
15
16
17
18
19
20
NC
DAC1N
TOP VIEW
NC
DAC1P
(Not to Scale)
AVDD4
AGND4
PLLGND
LF
AVDD1
AGND1
PU/RST
SA_MODE
SS/ADDR0/SA
SCLK/SCL
MISO/SDA/SA
MOSI/ADDR1/SA
DVDD
PLLVDD
MCLKI/XTALI
XTALO
MCLKO
DVDD
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. SEE THE STANDALONE MODE SECTION (TABLE 13 AND TABLE 14) FOR THE SA_MODE SETTINGS
FOR PIN 31, PIN 32, PIN 42, PIN 43, AND PIN 45.
Figure 3. Pin Configuration
Table 10. Pin Function Descriptions
Pin No.
Mnemonic1, 2
DAC_BIAS3
DAC_BIAS4
AVDD3
NC
AVDD4
AGND4
PLLGND
LF
PLLVDD
MCLKI/XTALI
XTALO
Type3 Description
1
2
3
I
DAC Bias 3. AC couple with a 470 nF to AGND3.
I
DAC Bias 4. AC couple with a 470 nF to AVDD3.
Analog Power.
No Connect. Do not connect to these pins.
Analog Power.
Analog Ground.
PLL Ground.
PLL Loop Filter. Reference the LF pin to PLLVDD.
PLL Power. Apply 2.5 V to power the PLL.
Master Clock Input/Input to Crystal Inverter. This is a multifunction pin.
Output from Crystal Inverter.
Master Clock Output.
PWR
NC
PWR
GND
GND
O
PWR
I
O
4 to 11
12
13
14
15
16
17
18
19
20, 29, 41
21, 26, 30, 40 DGND
22, 39
23
MCLKO
DVDD
O
PWR
GND
PWR
I
Digital Power, 2.5 V.
Digital Ground.
IOVDD
VSENSE
Power for Digital Input and Output Pins, 3.3 V.
2.5 V Regulator Output, Pass Transistor Collector. Bypass VSENCE with a 10 μF capacitor in
parallel with a 100 nF capacitor.
24
VDRIVE
O
Pass Transistor Base Driver.
Rev. A | Page 9 of 48