5秒后页面跳转
ADAU1977 PDF预览

ADAU1977

更新时间: 2022-08-08 11:38:09
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
64页 3415K
描述
Quad ADC with Diagnostics

ADAU1977 数据手册

 浏览型号ADAU1977的Datasheet PDF文件第2页浏览型号ADAU1977的Datasheet PDF文件第3页浏览型号ADAU1977的Datasheet PDF文件第4页浏览型号ADAU1977的Datasheet PDF文件第5页浏览型号ADAU1977的Datasheet PDF文件第6页浏览型号ADAU1977的Datasheet PDF文件第7页 
Quad ADC with Diagnostics  
Data Sheet  
ADAU1977  
FEATURES  
GENERAL DESCRIPTION  
Programmable microphone bias (5 V to 9 V) with diagnostics  
Four 10 V rms capable direct-coupled differential inputs  
On-chip PLL for master clock  
Low EMI design  
106 dB ADC dynamic range  
The ADAU1977 incorporates four high performance analog-to-  
digital converters (ADCs) with direct-coupled inputs capable of  
10 V rms. The ADC uses multibit sigma-delta (Σ-Δ) architecture  
with continuous time front end for low EMI. The ADCs can be  
connected to the electret microphone (ECM) directly and pro-  
vide the bias for powering the microphone. Built-in diagnostic  
circuitry detects faults on input lines and includes comprehensive  
diagnostics for faults on microphone inputs. The faults reported  
are short to battery, short to microphone bias, short to ground,  
short between positive and negative input pins, and open input  
terminals. In addition, each diagnostic fault is available as an  
IRQ flag for ease in system design. An I2C/SPI control port is  
also included. The ADAU1977 uses only a single 3.3 V supply.  
The part internally generates the microphone bias voltage. The  
microphone bias is programmable in a few steps from 5 V to 9 V.  
The low power architecture reduces the power consumption.  
An on-chip PLL can derive the master clock from an external  
clock input or frame clock (sample rate clock). When fed with  
a frame clock, the PLL eliminates the need for a separate high  
frequency master clock in the system. The ADAU1977 is  
available in a 40-lead LFCSP package.  
−95 dB THD + N  
Selectable digital high-pass filter  
24-bit ADC with 8 kHz to 192 kHz sample rates  
Digital volume control with autoramp function  
I2C/SPI control  
Software-controllable clickless mute  
Software power-down  
Right justified, left justified, I2S justified, and TDM modes  
Master and slave operation modes  
40-lead LFCSP package  
Qualified for automotive applications  
APPLICATIONS  
Automotive audio systems  
Active noise cancellation system  
FUNCTIONAL BLOCK DIAGRAM  
ADAU1977  
5V TO 9V  
BOOST  
3.3V TO 1.8V  
REGULATOR  
CONVERTER  
MICBIAS  
MB_GND  
DVDD  
I
50mA  
OUT  
PROG  
BIAS  
PGND  
AIN1P  
AIN1N  
AIN2P  
AIN2N  
AIN3P  
AIN3N  
AIN4P  
AIN4N  
IOVDD  
ADC  
ADC  
LRCLK  
BCLK  
ADC  
ADC  
SDATAOUT1  
SDATAOUT2  
AGND1  
AVDD2  
AGND3  
PLL  
VBAT  
SCL/CCLK  
SDA/COUT  
ADDR1/CIN  
ADDR0/CLATCH  
FAULT  
AVDDx  
I2C/SPI  
CONTROL  
BG  
REF  
DIAGNOSTICS  
PD/RST  
AGND2  
AGND2  
AGNDx  
Figure 1.  
Rev. A  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rightsof third parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks andregisteredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Technical Support  
©2013 Analog Devices, Inc. All rights reserved.  
www.analog.com  
 
 
 
 

与ADAU1977相关器件

型号 品牌 描述 获取价格 数据表
ADAU1977WBCPZ ADI Quad ADC with Diagnostics

获取价格

ADAU1977WBCPZ-R7 ADI Quad ADC with Diagnostics

获取价格

ADAU1977WBCPZ-RL ADI Quad ADC with Diagnostics

获取价格

ADAU1978 ADI Quad Analog-to-Digital Converter (ADC)

获取价格

ADAU1978WBCPZ ADI Quad Analog-to-Digital Converter (ADC)

获取价格

ADAU1978WBCPZ-RL ADI Quad Analog-to-Digital Converter (ADC)

获取价格