ADAU1590
AVDD/DVDD
PVDD
POWER-UP/POWER-DOWN SEQUENCE
Figure 43 shows the recommended power-up sequence for the
ADAU1590.
AVDD/DVDD
STDN
tINT
PVDD
INTERNAL MUTE
tWAIT
MUTE
STDN
tINT
PVDD/2
INTERNAL MUTE
OUTx+/OUTx–
AINx
tPDL-H
AVDD/2
tWAIT
MUTE
PVDD/2
tINT = 650ms @ 24.576MHz CLOCK
tWAIT < T
INT
OUTx+/OUTx–
NOTES
AVDD/2
1. INTERNAL MUTE IS INTERNAL TO CHIP.
AINx
Figure 44. Power-Up Sequence, tWAIT < tINT
tINT = 650ms @ 24.576MHz CLOCK
tPDL-H = 200µs
The ADAU1590 uses three separate supplies: AVDD (3.3 V
analog for PGA and modulator), DVDD (3.3 V digital for
control logic and clock oscillator), and PVDD (9 V to 18 V
power stage and level shifter). Separate pins are provided for
the AVDD, DVDD, and PVDD supply connections, as well as
AGND, DGND, and PGND.
tWAIT = 10 × R × C
IN
IN
NOTES
1. INTERNAL MUTE IS INTERNAL TO CHIP.
Figure 43. Recommended Power-Up Sequence
The ADAU1590 has a special turn-on sequence that consists of
a fixed internal mute time during which the power stage does
not start switching. This internal mute time depends on the
master clock frequency and is 650 ms for a 24.576 MHz clock.
In addition, the ADAU1590 incorporates a built-in undervolt-
age lockout logic on DVDD as well as PVDD. This helps detect
undervoltage operation and eliminates the need to have an external
mechanism to sense the supplies.
MUTE
Also, the internal mute overrides the external
ensures that the power stage does not switch on immediately
MUTE
and
even if the external
signal is pulled high in less than
. The power stage starts switching only
after 650 ms plus a small propagation delay of 200 μs has
MUTE
The ADAU1590 monitors the DVDD and PVDD supply voltages
and prevents the power stage from turning on if either of the
supplies are not present or are below the operating threshold.
Therefore, if DVDD is missing or below the operating thresh-
old, for example, the power stage does not turn on, even if
PVDD is present, or vice versa.
STDN
650 ms after
elapsed and after
is deasserted. Therefore, it is recom-
mended to ensure that tWAIT > tINT to prevent the pop and click
during power-on.
MUTE
Ensure that the
signal is delayed by at least tWAIT seconds
Because this protection is only present on DVDD and PVDD
and not on AVDD, shorting both AVDD and DVDD externally
or generating AVDD and DVDD from one power source is
recommended. This ensures that both AVDD and DVDD
supplies are tracking each other and avoids the need to monitor
the sequence with respect to PVDD. This also ensures minimal
pop and click during power-up.
STDN
after
. This time is approximately 10 times the charging
time constant of the input coupling capacitor.
For example, if the input coupling capacitor is 4.7 μF, the time
constant is
T = R × C = 20 kꢀ × 4.7 μF = 94 ms
Therefore, tWAIT = 10 × T = 940 ms ~ 1 sec.
When using separate AVDD and DVDD supplies, ensure that
both supplies are stable before unmuting or turning on the
power stage.
t
WAIT is needed to ensure that the input capacitors are charged to
AVDD/2 before turning on the power stage.
MUTE
Similarly, during shutdown, pulling
to logic low before
When tWAIT < tINT, the power stage does not start switching until
STDN
STDN
650 ms has elapsed after
that this method does not ensure pop-and-click suppression
because of less than recommended or insufficient tWAIT
(see Figure 44). However, note
pulling
down is recommended. However, where a fault
event occurs, the power stage shuts down to protect the part. In
this case, depending on the signal level, there is some pop at the
speaker.
.
Rev. 0 | Page 18 of 24