Datasheet > AD9945KCPZRL72

AD9945KCPZRL72

更新时间： 2022-11-26 05:25:57

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
16页	191K
描述
Complete 12-Bit 40 MHz CCD Signal Processor

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9945KCPZRL72 数据手册

AD9945

DC RESTORE

CDS

INTERNAL

REF

6dB TO 40dB

VGA

2V FULL SCALE

0.1ꢃF

CCDIN

12-BIT

ADC

DOUT

CLPOB

OPTICAL BLACK

CLAMP

8-BIT

DAC

DIGITAL

FILTERING

VGA GAIN

CLAMP LEVEL

Figure 6. CCD Mode Block Diagram

CIRCUIT DESCRIPTION AND OPERATION

The AD9945 signal processing chain is shown in Figure 6. Each

processing step is essential in achieving a high quality image from

the raw CCD pixel data.

When the loop is disabled, the clamp level register may still be

used to provide programmable offset adjustment.

Horizontal timing is shown in Figure 9. The CLPOB pulse should

be placed during the CCD’s optical black pixels. It is recom-

mended that the CLPOB pulse be used during valid CCD dark

pixels. The CLPOB pulse should be a minimum of 20 pixels wide

to minimize clamp noise. Shorter pulse widths may be used, but

clamp noise may increase and the loop’s ability to track low fre-

quency variations in the black level will be reduced.

DC Restore

To reduce the large dc offset of the CCD output signal, a dc

restore circuit is used with an external 0.1 µF series coupling

capacitor. This restores the dc level of the CCD signal to

approximately 1.5 V to be compatible with the 3 V single supply

of the AD9945.

A/D Converter

Correlated Double Sampler

The ADC uses a 2 V input range. Better noise performance results

from using a larger ADC full-scale range. The ADC uses a

pipelined architecture with a 2 V full-scale input for low noise

performance.

The CDS circuit samples each CCD pixel twice to extract the

video information and reject low frequency noise. The timing

shown in Figure 8 illustrates how the two CDS clocks, SHP and

SHD, are used to sample the reference level and data level of

the CCD signal, respectively. The CCD signal is sampled on the

rising edges of SHP and SHD. Placement of these two clock

signals is critical in achieving the best performance from the CCD.

An internal SHP/SHD delay (t_ID) of 3 ns is caused by internal

propagation delays.

Variable Gain Amplifier

The VGA stage provides a gain range of 6 dB to 40 dB, program-

mable with 10-bit resolution through the serial digital interface.

The minimum gain of 6 dB is needed to match a 1 V input signal

with the ADC full-scale range of 2 V. A plot of the VGA gain curve

is shown in Figure 7.

Optical Black Clamp

VGAGain dB = VGACode × 0.035 dB + 5.3 dB

(

)

(

)

The optical black clamp loop is used to remove residual offsets

in the signal chain and to track low frequency variations in the

CCD’s black level. During the optical black (shielded) pixel

interval on each line, the ADC output is compared with the

fixed black level reference, selected by the user in the clamp

level register. The resulting error signal is filtered to reduce

noise, and the correction value is applied to the ADC input

through a D/A converter. Normally, the optical black clamp

loop is turned on once per horizontal line, but this loop can be

updated more slowly to suit a particular application. If external

digital clamping is used during the postprocessing, the AD9945

optical black clamping may be disabled using Bit D3 in the

operation register (see the Serial Interface Timing and Internal

127

255

383

511

639

767

895

1023

VGA GAIN REGISTER CODE

Figure 7. VGA Gain Curve

–10–

REV. A

1...7 8 91011 12 13...16

中文翻译

下载PDF

与AD9945KCPZRL72相关器件

型号	品牌	描述	获取价格	数据表
AD9948	ADI	10-Bit CCD Signal Processor with Precision Ti	获取价格
AD9948KCP	ADI	10-Bit CCD Signal Processor with Precision Ti	获取价格
AD9948KCPRL	ADI	10-Bit CCD Signal Processor with Precision Ti	获取价格
AD9948KCPZ	ADI	10-Bit CCD Signal Processor with Precision Ti	获取价格
AD9948KCPZRL	ADI	10-Bit CCD Signal Processor with Precision Ti	获取价格
AD9949	ADI	12-Bit CCD Signal Processor with Precision Timing Core	获取价格
AD9949AKCPRLZ	ADI	IC,DATA ACQ SIGNAL CONDITIONER,1-CHANNEL,12-BIT,LLCC,40PIN,PLASTIC	获取价格
AD9949AKCPZ	ADI	12-Bit CCD Signal Processor with Precision Timing Core	获取价格
AD9949AKCPZRL	ADI	12-Bit CCD Signal Processor with Precision Timing Core	获取价格
AD9949KCP	ADI	12-Bit CCD Signal Processor with Precision Timing Core	获取价格

与AD9945KCPZRL72相关文章

晶闸管阳极与阴极之间加电压时控制极的电流流动分析
2024-06-05

2
探究MOS管沟道夹断后载流子传输机制及其电路设计影响
2024-06-05

4
光敏电阻的工作原理、作用及检测方法
2024-06-05

3
ENC28J60以太网控制器全面解析：特性、应用、引脚说明
2024-06-05

2

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9945KCPZRL72

AD9945KCPZRL72 数据手册

与AD9945KCPZRL72相关器件

与AD9945KCPZRL72相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9945KCPZRL72

AD9945KCPZRL72 数据手册

与AD9945KCPZRL72相关器件

与AD9945KCPZRL72相关文章

您还可以找

您在本页遇到什么问题？