Datasheet > AD9697

AD9697

更新时间： 2024-11-05 14:57:23

品牌	Logo	应用领域
亚德诺 - ADI		转换器模数转换器
页数	文件大小	规格书
130页	2162K
描述
14 位 1300 MSPS JESD204B 模数转换器

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9697 数据手册

14-Bit, 1300 MSPS, JESD204B,

Analog-to-Digital Converter

AD9697

Data Sheet

FEATURES

APPLICATIONS

JESD204B (Subclass 1) coded serial digital outputs

Communications

Lane rates up to 16 Gbps

Diversity multiband, multimode digital receivers

3G/4G, TD-SCDMA, W-CDMA, GSM, LTE

General-purpose software radios

Ultrawideband satellite receiver

Instrumentation

Total power dissipation: 1.00 W at 1300 MSPS

SNR: 65.6 dBFS at 172.3 MHz (1.59 V p-p analog input full scale)

SFDR: 78 dBFS at 172.3 MHz (1.59 V p-p analog input full scale)

Noise density

−153.9 dBFS/Hz (1.59 V p-p analog input full scale)

−155.6 dBFS/Hz (2.04 V p-p analog input full scale)

0.95 V, 1.8 V, and 2.5 V supply operation

No missing codes

Oscilloscopes

Spectrum analyzers

Network analyzers

Integrated RF test solutions

Internal ADC voltage reference

Radars

Flexible differential input voltage range

1.36 V p-p to 2.04 V p-p (1.59 V p-p typical)

2 GHz usable analog input full power bandwidth

Amplitude detect bits for efficient AGC implementation

4 integrated digital downconverters

48-bit NCO

Electronic support measures, electronic counter measures,

and electronic counter to counter measures

High speed data acquisition systems

DOCSIS 3.0 CMTS upstream receive paths

Hybrid fiber coaxial digital reverse path receivers

Wideband digital predistortion

Programmable decimation rates

Differential clock input

SPI control

Integer clock divide by 2 and divide by 4

Flexible JESD204B lane configurations

On-chip dithering to improve small signal linearity

FUNCTIONAL BLOCK DIAGRAM

AVDD1

(0.95V)

AVDD2

(1.8V)

AVDD3 AVDD1_SR

(2.5V) (0.95V)

DVDD

DRVDD1 DRVDD2 SPIVDD

(0.95V)

(1.8V)

SIGNAL

MONITOR

SERDOUT0±

SERDOUT1±

SERDOUT2±

SERDOUT3±

JESD204B

DIGITAL DOWN-

CONVERTER

LINK

AND

FAST

DETECT

OUTPUTS

VIN+

VIN–

ADC

CORE

BUFFER

VREF

SYNCINB±

PDWN/STBY

JESD204B

SUBCLASS 1

CONTROL

CLOCK

DISTRIBUTION

SYSREF±

CLK+

FD/GPIO1

GPIO2

GPIO MUX

SPI AND

CONTROL

REGISTERS

CLK–

÷2

÷4

AD9697

AGND

SDIO SCLK CSB

DRGND

DGND

Figure 1.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rightsof third parties that may result fromits use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks andregisteredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...130

中文翻译

下载PDF

与AD9697相关器件

型号	品牌	获取价格	描述	数据表
AD9697BCPZ-1300	ADI	获取价格	14-Bit, 1300 MSPS, JESD204B, Analog-to-Digital Converter
AD9698	ADI	获取价格	Ultrafast TTL Comparators
AD9698KN	ADI	获取价格	Ultrafast TTL Comparators
AD9698KQ	ADI	获取价格	Ultrafast TTL Comparators
AD9698KR	ADI	获取价格	Ultrafast TTL Comparators
AD9698KR-REEL	ADI	获取价格	IC DUAL COMPARATOR, 3000 uV OFFSET-MAX, PDSO16, SOIC-16, Comparator
AD9698KR-REEL7	ADI	获取价格	IC COMPARATOR, Comparator
AD9698TQ	ADI	获取价格	Ultrafast TTL Comparators
AD9698TQ/883B	ETC	获取价格	Analog Comparator
AD9698TZ/883B	ADI	获取价格	Ultrafast TTL Comparators

与AD9697相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9697

AD9697 数据手册

与AD9697相关器件

与AD9697相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9697

AD9697 数据手册

与AD9697相关器件

与AD9697相关文章

您还可以找

您在本页遇到什么问题？