AD9578
Data Sheet
Parameter
Min
Typ
Max
Unit
ns
Test Conditions/Comments
Duty Cycle (20% to 80%)
330 Ω Pull-Down Resistor
3.3 kΩ Pull-Down Resistor
CLOAD = 10 pF
43
44
52
53
62
63
%
%
At minimum output frequency; outputs terminated
50 Ω to VDD/2
Output Voltage High (VOH
)
VDD = 3.3 V
VDD = 2.5 V
3.0
1.9
3.1
2.0
3.35
2.1
V
V
At minimum output frequency; outputs terminated
50 Ω to VDD/2
Output Voltage Low (VOL
)
VDD = 3.3 V
VDD = 2.5 V
0.22
0.2
0.32
0.3
0.42
0.4
V
V
OUTPUT TIMING SKEW
LVPECL
OUTPUT2 lags OUTPUT1; OUTPUT3 lags OUTPUT4
Between OUTPUT1 and OUTPUT2
Drivers
LVPECL mode on both drivers; rising edge only;
any divide value
90
ps
ps
Between OUTPUT3 and OUTPUT4
Drivers
LVPECL mode on both drivers; rising edge only;
any divide value
102
LVDS
Between OUTPUT1 and OUTPUT2
Drivers
LVDS mode on both drivers; rising edge only;
any divide value
94
ps
ps
Between OUTPUT3 and OUTPUT4
Drivers
LVDS mode on both drivers; rising edge only;
any divide value
100
HCSL
Between OUTPUT1 and OUTPUT2
Drivers
HCSL mode on both drivers; rising edge only;
any divide value
48
59
ps
ps
Between OUTPUT3 and OUTPUT4
Drivers
HCSL mode on both drivers; rising edge only;
any divide value
LVCMO S
Between OUTPUT1 and OUTPUT2
Drivers
LVCMOS mode on both drivers; rising edge only;
any divide value
64
59
ps
ps
Between OUTPUT3 and OUTPUT4
Drivers
LVCMOS mode on both drivers; rising edge only;
any divide value
Rev. B | Page 8 of 44