Datasheet > 微控制器和处理器 > 时钟发生器> AD9572ACPZLVD-RL

AD9572ACPZLVD-RL

更新时间： 2024-01-23 02:52:38

品牌	Logo	应用领域
亚德诺 - ADI		时钟发生器光纤以太网
页数	文件大小	规格书
20页	410K
描述
Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

AD9572ACPZLVD-RL 数据手册

浏览型号AD9572ACPZLVD-RL的Datasheet PDF文件第11页

浏览型号AD9572ACPZLVD-RL的Datasheet PDF文件第12页

浏览型号AD9572ACPZLVD-RL的Datasheet PDF文件第13页

浏览型号AD9572ACPZLVD-RL的Datasheet PDF文件第15页

浏览型号AD9572ACPZLVD-RL的Datasheet PDF文件第16页

AD9572

THEORY OF OPERATION

REFSEL

BYPASS1

GND

XTAL

OSC

CMOS

25M

REFCLK

LDO

PHASE

DIVIDE

BY 17

FREQUENCY

DETECTOR

106.25MHz

106M

CHARGE

PUMP

DIVIDE

BY 5

DIVIDE

BY 4

LVPECL/

LVDS

106M

VCO

LDO

BYPASS2

PHASE

FREQUENCY

DETECTOR

DIVIDE

BY 25

156.25MHz

156M

CHARGE

PUMP

DIVIDE

BY 4

DIVIDE

BY 4

LVPECL/

LVDS

VCO

125MHz/100MHz

LDO

DIVIDE

BY 5

DIVIDE

BY 4

100M/125M

LVPECL/

LVDS

LEVEL

DECODE

FREQSEL

125MHz/100MHz

100M/125M

DIVIDE

BY 5

LVPECL/

LVDS

33.33MHz

CMOS

DIVIDE

BY 3

AD9572

33M

FORCE_LOW

Figure 12. Detailed Block Diagram

Figure 12 shows a block diagram of the AD9572. The chip

combines dual PLL cores, which are configured to generate the

specific clock frequencies required for networking applications,

without any user programming. This PLL is based on proven

Analog Devices synthesizer technology, noted for its exceptional

phase noise performance. The AD9572 is highly integrated and

includes loop filters, regulators for supply noise immunity, all

the necessary dividers with multiple output buffers in a choice

of formats, and a crystal oscillator. A user need only supply a

25 MHz reference clock or an external crystal to implement an

entire line card clocking solution

OUTPUTS

Table 14 provides a summary of the outputs available.

Table 14. Output Formats

Frequency

25 MHz

106.25 MHz

156.25 MHz

100 MHz or 125 MHz

33.33 MHz

Format

Copies

CMOS

LVPECL/LVDS

CMOS

Note that the pins labeled 100M/125M can provide 100 MHz or

125 MHz by strapping the FREQSEL pin as shown in Table 15.

that does not require any processor intervention. A copy of

the 25 MHz reference source is also available.

Rev. 0 | Page 14 of 20

1...11 12 131415 16 17...20

中文翻译

下载PDF

AD9572ACPZLVD-RL 替代型号

型号	品牌	替代类型	描述	数据表
AD9572ACPZLVD-RL	ADI	当前型号	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572ACPZPEC	ADI	类似代替	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572ACPZLVD-R7	ADI	完全替代	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs

与AD9572ACPZLVD-RL相关器件

型号	品牌	获取价格	描述	数据表
AD9572ACPZPEC	ADI	获取价格	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572ACPZPEC-R7	ADI	获取价格	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572ACPZPEC-RL	ADI	获取价格	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572-EVALZ-LVD	ADI	获取价格	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572-EVALZ-PEC	ADI	获取价格	Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9573	ADI	获取价格	PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
AD9573ARUZ	ADI	获取价格	PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
AD9573ARUZ-RL7	ADI	获取价格	PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
AD9573-EVALZ	ADI	获取价格	PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
AD9574	ADI	获取价格	Ethernet/Gigabit Ethernet Clock Generator

与AD9572ACPZLVD-RL相关文章

晶闸管阳极与阴极之间加电压时控制极的电流流动分析
2024-06-05

10
探究MOS管沟道夹断后载流子传输机制及其电路设计影响
2024-06-05

9
光敏电阻的工作原理、作用及检测方法
2024-06-05

8
ENC28J60以太网控制器全面解析：特性、应用、引脚说明
2024-06-05

6

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9572ACPZLVD-RL

AD9572ACPZLVD-RL 数据手册

AD9572ACPZLVD-RL 替代型号

与AD9572ACPZLVD-RL相关器件

与AD9572ACPZLVD-RL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9572ACPZLVD-RL

AD9572ACPZLVD-RL 数据手册

AD9572ACPZLVD-RL 替代型号

与AD9572ACPZLVD-RL相关器件

与AD9572ACPZLVD-RL相关文章

您还可以找

您在本页遇到什么问题？