5秒后页面跳转
AD9576BCPZ PDF预览

AD9576BCPZ

更新时间: 2024-02-12 11:48:51
品牌 Logo 应用领域
亚德诺 - ADI 时钟外围集成电路晶体
页数 文件大小 规格书
65页 1002K
描述
Dual PLL, Asynchronous Clock Generator

AD9576BCPZ 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:HVQCCN,
针数:64Reach Compliance Code:compliant
风险等级:2.32其他特性:IT ALSO OPERATES AT 3.3V NOM SUPPLY
JESD-30 代码:S-XQCC-N64JESD-609代码:e3
长度:9 mm湿度敏感等级:3
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:1250 MHz
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260主时钟/晶体标称频率:25 MHz
座面最大高度:0.8 mm最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:9 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

AD9576BCPZ 数据手册

 浏览型号AD9576BCPZ的Datasheet PDF文件第2页浏览型号AD9576BCPZ的Datasheet PDF文件第3页浏览型号AD9576BCPZ的Datasheet PDF文件第4页浏览型号AD9576BCPZ的Datasheet PDF文件第5页浏览型号AD9576BCPZ的Datasheet PDF文件第6页浏览型号AD9576BCPZ的Datasheet PDF文件第7页 
Dual PLL,  
Asynchronous Clock Generator  
Data Sheet  
AD9576  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
Single, low phase noise, fully integrated VCO/fractional-N  
PLL core  
2
SPI/I C  
STATUS  
MONITOR  
AND PPRx  
CONTROL  
VCO range: 2375 MHz to 2725 MHz  
OPTIONAL  
REF2  
REF2  
Integrated loop filter (requires a single external capacitor)  
2 differential, XTAL, or single-ended reference inputs  
Reference monitoring capability  
DIV  
DIV  
OUT10  
GENERAL-  
PURPOSE  
PLL  
OUT9  
OUT8  
Automatic redundant XTAL switchover  
Minimal transient, smooth switching  
Typical RMS jitter  
<0.3 ps (12 kHz to 20 MHz), integer-N translations  
<0.5 ps (12 kHz to 20 MHz), fractional-N translations  
Input frequency  
8 kHz, 1.544 MHz, 2.048 MHz, and 10 MHz to 325 MHz  
Preset frequency translations via pin strapping (PPRx)  
Using a 25 MHz input reference  
OUT0  
OUT1  
OUT2  
OUT3  
DIV  
OPTIONAL  
OPTIONAL  
REF0  
REF0  
VCO  
OUT4  
OUT5  
DIV  
DIV  
DIV  
REF1  
REF1  
OUT6  
OUT7  
VCO  
DIV  
AD9576  
24.576 MHz, 25 MHz, 33.33 MHz, 50 MHz, 70.656 MHz,  
100 MHz, 125 MHz, 148.5 MHz, 156.25 MHz,  
161.1328 MHz, 312.5 MHz, 322.2656 MHz, 625 MHz,  
or 644.5313 MHz  
Using a 19.44 MHz input reference  
50 MHz, 100 MHz, 125 MHz, 156.25 MHz, 161.1328 MHz,  
or 644.5313 MHz  
Figure 1.  
GENERAL DESCRIPTION  
The AD9576 provides a multiple output clock generator  
function comprising two dedicated phase-locked loop (PLL)  
cores with flexible frequency translation capability, optimized to  
serve as a robust source of asynchronous clocks for an entire  
system, providing extended operating life within frequency  
tolerance through monitoring of and automatic switchover  
between redundant crystal (XTAL) inputs with minimized  
switching, induced transients. The fractional-N PLL design is  
based on the Analog Devices, Inc., proven portfolio of high  
performance, low jitter frequency synthesizers to maximize  
network performance, whereas the integer-N PLL provides  
general-purpose clocks for use as CPU and field-programmable  
gate array (FPGA) reference clocks.  
Using a 30.72 MHz input reference  
25 MHz, 50 MHz, 100 MHz, 125 MHz, or 156.25 MHz  
Single, general-purpose, fully integrated VCO/integer-N  
PLL core  
VCO range: 750 MHz to 825 MHz  
Integrated loop filter  
Independent, duplicate reference input or operation from  
the fractional-N PLL active reference input  
Input frequency: 25 MHz  
Preset frequency translations via pin strapping (PPRx)  
25 MHz, 33.33 MHz, 50 MHz, 66.67 MHz, 100 MHz,  
133.33 MHz, 200 MHz, or 400 MHz  
Up to 3 copies of reference clock output  
11 pairs of configurable differential outputs  
Output drive formats  
3 outputs: HSTL, LVDS, HCSL, 1.8 V CMOS, 2.5 V/3.3 V CMOS  
8 outputs: HSTL, LVDS, or 1.8 V CMOS  
2.5 V or 3.3 V single-supply operation  
The AD9576 uses pin strapping to select among a multitude of  
power-on ready configurations for its 11 output clocks, which  
require only the connection of external pull-up or pull-down  
resistors to the appropriate pin program reader pins (PPRx).  
These pins provide control of the internal dividers for establishing  
the desired frequency translations, clock output functionality,  
and input reference functionality. These parameters can also be  
manually configured through a serial port interface (SPI).  
The AD9576 is packaged in a 64-lead, 9 mm × 9 mm LFCSP,  
requiring only a single 2.5 V or 3.3 V supply. The operating  
temperature range is −40°C to +85°C.  
APPLICATIONS  
Ethernet line cards, switches, and routers  
Baseband units  
SATA and PCI express  
Low jitter, low phase noise clock generation  
Asynchronous clock generation  
Each OUTx output is differential and contains two pins: OUTx  
OUTx  
and  
. For simplicity, the term OUTx refers to the  
functional output block containing these two pins.  
Rev. 0  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Technical Support  
©2016 Analog Devices, Inc. All rights reserved.  
www.analog.com  
 
 
 
 

与AD9576BCPZ相关器件

型号 品牌 描述 获取价格 数据表
AD9576BCPZ-REEL7 ADI Dual PLL, Asynchronous Clock Generator

获取价格

AD9577 ADI Clock Generator with Dual PLLs

获取价格

AD9577BCPZ ADI Clock Generator with Dual PLLs

获取价格

AD9577BCPZ-R7 ADI Clock Generator with Dual PLLs

获取价格

AD9577BCPZ-RL ADI Clock Generator with Dual PLLs

获取价格

AD9577-EVALZ ADI Clock Generator with Dual PLLs

获取价格