AD8383
θ
θ
, ψ
JB JB
θ, ψ
θ
θ
AIR-CASE
JC
AD8383
C
T
C
JC
CASE
AIR-CASE
θ
θ
θ
AIR-PCB
JC-BOTTOM
PCB
T
T
A
AMBIENT
P
C
T
J
C
JC-BOTTOM
C
C
PCB
AIR-PCB
T
PCB
PCB
Figure 14. Thermal Equivalent Circuit
ESTIMATED JUNCTION TEMPERATURE
Junction Temperature and Maximum Power Dissipation
Assuming no heat flows through the sides of the AD8383 pack-
age, heat flow from the AD8383 is through two paths. While
part of the total heat generated dissipates through the top of the
case, the remainder flows into the PCB to be dissipated.
In a thermal steady state represented by the simplified schema-
tic shown in Figure 15, heat flow from the die is partly through
the top of the case, causing a temperature drop (TJ – TCASE), and
partly through the PCB, causing a temperature drop (TJ – TPCB).
The junction temperature is calculated as follows:
Assuming there is no other heat-generating component near the
AD8383, the thermal equivalent circuit of a system that consists
of one AD8383 mounted on a PCB is shown in Figure 14.
(T
J
−TCASE
)
(T −TPCB)
J
P = PCASE + PPCB
=
+
θ
JC
θ
PCB
The thermal resistance of the top of the case, θJC, is constant,
independent of the system variables, and well defined. θJC
depends on the thermal resistance of the molding compound.
θJCθPCBP +θPCB TCASE +θJCTPCB
TJ =
θJC +θPCB
The thermal resistance of the system, θJA, is system dependent
and therefore cannot be properly estimated. Although it is tra-
ditional to provide the thermal resistance of a JEDEC reference
system in the data sheet, its value may not be appropriate for all
systems and may result in large errors (>>25%).
where:
TJ is the junction temperature
T
CASE is the temperature of the top of the case (near the output
pins for the AD8383)
PCB is the PCB temperature on the solder side (directly under
T
The thermal resistance of production PCBs, θJC, depends largely
on the particular PCB design, and, to some extent, the environ-
mental conditions specific to the particular system. Although θJB
is traditionally not provided on data sheets, a thermal character-
ization parameter, ψJB, of a JEDEC reference system is gaining
increasing acceptance. When the PCB thermal design near the
AD8383 closely approximates the PCB of the JEDEC reference
system, θJA approaches ψJB.
the AD8383)
P is the total power dissipated by the AD8383
θ
θ
JC is the thermal resistance of the top of the case
PCB is the thermal resistance of the PCB
At a given maximum allowed junction temperature, the
maximum allowed power dissipation is
(
θJC +θPCB
θJCθPCB
)
TCASE TPCB
⎡
⎤
PMAX =
TJMAX −
−
⎢
⎣
⎥
⎦
For thermally enhanced packages, the thermal resistance of the
exposed thermal paddle, θJC-BOTTOM, is very low and may
therefore be ignored.
θJC
θPCB
For a thermally optimized PCB, θJC can be replaced with ψPCB
and the equation can be rewritten as
⎡
⎢
⎣
⎤
⎥
⎦
θJC + ψPCB
θJCψPCB
)
TCASE TPCB
PMAX =
TJMAX −
−
θJC
ψPCB
Rev. 0 | Page 12 of 16