Low Power, High Output Current
Differential Amplifier
AD8390
FEATURES
PIN CONFIGURATIONS
Voltage feedback amplifier
Ideal for ADSL and ADSL2+ central office (CO) and
customer premises equipment (CPE) applications
Enables high current differential applications
Low power operation
Single- or dual-power supply operation from 10 V ( 5 V)
up to 24 V ( 12 V)
NC
16
V
NC
NC
13
OCM
1
12
–OUT
+IN
PWDN1
PWDN0
V
EE
CC
V
4 mA total quiescent supply current for full power ADSL
and ADSL2+ CO applications
–IN 4
9
+OUT
Adjustable supply current to minimize power
consumption
High output voltage and current drive
400 mA peak output drive current
44.2 V p-p differential output voltage
Low distortion
5
8
NC
NC DGND
I
ADJ
NC = NO CONNECT
Figure 1. 4 mm × 4 mm 16-Lead LFCSP
–82 dBc @ 1 MHz second harmonic
–91 dBc @ 1 MHz third harmonic
High speed: 300 V/µs differential slew rate
1
16
NC
V
OCM
NC
–OUT
NC
APPLICATIONS
+IN
ADSL/ADSL2+ CO and CPE line drivers
xDSL line driver
High current differential amplifiers
PWDN1
PWDN0
–IN
V
V
EE
CC
GENERAL DESCRIPTION
NC
The AD8390 is a high output current, low power consumption
differential amplifier. It is particularly well suited for the central
office (CO) driver interface in digital subscriber line systems
such as ADSL and ADSL2+. While in full bias operation, the
driver is capable of providing 24.4 dBm output power into low
resistance loads. This is enough to power a 20.4 dBm line while
compensating for losses due to hybrid insertion, transformer
insertion, and back termination resistors.
NC
+OUT
8
9
DGND
I
ADJ
NC = NO CONNECT
Figure 2. 16-Lead QSOP/EP
The low power consumption, high output current, high output
voltage swing, and robust thermal packaging enable the AD8390
to be used as the central office line driver in ADSL, ADSL2+,
and proprietary xDSL systems, as well as in other high current
applications requiring a differential amplifier.
The AD8390 fully differential amplifier is available in a ther-
mally enhanced lead frame chip scale package (LFCSP-16) and
a 16-lead QSOP/EP. Significant control and flexibility in bias
current have been designed into the AD8390. The four power
modes are controlled by two digital bits, PWDN (1,0) which
provide three levels of driver bias and one powered-down state.
In addition, the IADJ pin can be used for fine quiescent current
trimming to tailor the performance of
the AD8390.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
www.analog.com
© 2004 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
