Datasheet > AD8142-EVALZ

AD8142-EVALZ

更新时间： 2024-02-15 17:49:49

品牌	Logo	应用领域
亚德诺 - ADI		驱动器
页数	文件大小	规格书
24页	451K
描述
Low Cost, Triple Differential Drivers

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD8142-EVALZ 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	QFN
包装说明：	HVQCCN,	针数：	24
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.7
差分输出：	YES	驱动器位数：	3
输入特性：	DIFFERENTIAL	接口集成电路类型：	LINE DRIVER
接口标准：	GENERAL PURPOSE	JESD-30 代码：	S-XQCC-N24
JESD-609代码：	e3	长度：	4 mm
湿度敏感等级：	1	功能数量：	3
端子数量：	24	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装形状：	SQUARE
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	峰值回流温度（摄氏度）：	260
认证状态：	Not Qualified	最大接收延迟：
座面最大高度：	0.8 mm	最大供电电压：	5.5 V
最小供电电压：	4.5 V	标称供电电压：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	4 mm	Base Number Matches：	1

AD8142-EVALZ 数据手册

AD8141/AD8142

AD8142 KEY SIGNAL LEVELS ON SINGLE ±2.5V SUPPLIES

+2.5V

0.7V

–1.0V

AD8142

2kΩ

–1.7V

1kΩ

49.9Ω

75Ω

–

100Ω

UTP

100Ω

0.7V

–1.0V

80.6Ω

VIDEO

SOURCE

38.3Ω

2kΩ

–0.3V

–1.0V

–2.5V

–0.10V

–0.34V

AD8142 OUTPUT SIGNAL LEVELS INCLUDING COMMON-MODE H

SYNC

PULSES

0.5V

–0.3V

–1.0V

–1.7V

1.4V

Figure 45. AD8142 Key Signal Levels on 2.5 V Supplies; Upper Drawing Shows Schematic, and Lower Drawing Shows Output Signals with H_SYNCPulses

horizontal sync signals as weighted sums and differences of the

DRIVING MULTIPLE OUTPUTS

output common-mode signals. The RGB color signals are each

The AD8141/AD8142 can drive four parallel UTP cables (50 Ω

transmitted differentially over separate physical channels. The

differential load) with only 1.5% reduction in output swing (see

fact that the differential and common-mode signals are orthogonal

Figure 46). As is expected, driving fewer parallel cables results in

allows the RGB color and sync signals to be separated at the

less output swing reduction.

channel’s receiver.

49.9Ω

100Ω

49.9Ω UTP

Cat-5 type cable contains four balanced twisted-pair physical

100Ω

AD8141/AD8142

channels that can support both differential and common-mode

signals. Transmitting typical computer monitor video over this

cable can be accomplished by using three of the twisted pairs for

49.9Ω

100Ω

49.9Ω UTP

OCM

the RGB and sync signals. Each color is transmitted differentially,

one on each of the three pairs. The encoded sync signals are

transmitted among the common-mode signals of each of the

three pairs. To minimize EMI from the sync signals, the common-

mode signals on each of the three pairs produced by the sync

encoding scheme induce electric and magnetic fields that, for

the most part, cancel each other. A conceptual block diagram

of the sync encoding scheme is presented in Figure 47. Because

the AD8142 has the sync encoding scheme implemented internally,

the user simply applies the horizontal and vertical sync signals

directly to the appropriate inputs. As described in the Theory of

Operation section, the AD8142 accepts ground-referenced logic-

level sync pulses (see Table 1 for the exact levels). In many cases,

the sync pulses can be applied directly from video card VGA

connector outputs.

–

49.9Ω

100Ω

49.9Ω UTP

49.9Ω

100Ω

49.9Ω UTP

Figure 46. Driving Four UTP Cables in Parallel

VIDEO SYNC-ON-COMMON-MODE (AD8142)

In computer video applications, the horizontal and vertical sync

signals are most often separate from the video information signals.

For example, in typical computer monitor applications, the red,

green, and blue (RGB) color signals are transmitted over separate

cables, as are the vertical and horizontal sync signals. When

transmitting these types of video signals over long distances

on UTP cable, it is desirable to reduce the required number of

physical channels. One way to do this is to encode the vertical and

Rev. 0 | Page 21 of 24

1...18 19 202122 23 24

下载PDF

与AD8142-EVALZ相关器件

型号	品牌	描述	获取价格	数据表
AD8143	ADI	High Speed, Triple Differential Receiver with Comparators	获取价格
AD8143_16	ADI	High Speed, Triple Differential Receiver with Comparators	获取价格
AD8143ACPZ-R2	ADI	High Speed, Triple Differential Receiver with Comparators	获取价格
AD8143ACPZ-REEL	ADI	High Speed, Triple Differential Receiver with Comparators	获取价格
AD8143ACPZ-REEL7	ADI	High Speed, Triple Differential Receiver with Comparators	获取价格
AD8143ACPZ-RL	ADI	IC LINE RECEIVER, QCC32, 5 X 5 MM, LEAD FREE, MO-220-VHHD-2, LFCSP-32, Line Driver or Rece	获取价格

与AD8142-EVALZ相关文章

AT89C51单片机资料手册详细解析及应用示例
2024-05-23

5
CP2102资料手册解读：CP2102引脚说明、关键参数分析
2024-05-23

2
资料手册解读：UC3842参数和管脚说明
2024-05-22

5
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
2024-05-22

5

产品中心

服务支持

精选活动

关于我们

帮助中心

AD8142-EVALZ

AD8142-EVALZ 技术参数

AD8142-EVALZ 数据手册

与AD8142-EVALZ相关器件

与AD8142-EVALZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD8142-EVALZ

AD8142-EVALZ 技术参数

AD8142-EVALZ 数据手册

与AD8142-EVALZ相关器件

与AD8142-EVALZ相关文章

您还可以找

您在本页遇到什么问题？