5秒后页面跳转
AD7277 PDF预览

AD7277

更新时间: 2024-02-25 11:10:20
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
20页 254K
描述
3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT

AD7277 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:MO-193AA, TSOT-6针数:6
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.34
Is Samacsys:N最大模拟输入电压:3 V
最小模拟输入电压:最长转换时间:0.23 µs
转换器类型:ADC, SUCCESSIVE APPROXIMATIONJESD-30 代码:R-PDSO-G6
JESD-609代码:e0长度:2.9 mm
最大线性误差 (EL):0.0488%模拟输入通道数量:1
位数:10功能数量:1
端子数量:6最高工作温度:85 °C
最低工作温度:-40 °C输出位码:BINARY
输出格式:SERIAL封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装等效代码:TSOP6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5/3.3 V
认证状态:Not Qualified采样速率:3 MHz
采样并保持/跟踪并保持:TRACK座面最大高度:1 mm
子类别:Analog to Digital Converters标称供电电压:3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.6 mm
Base Number Matches:1

AD7277 数据手册

 浏览型号AD7277的Datasheet PDF文件第5页浏览型号AD7277的Datasheet PDF文件第6页浏览型号AD7277的Datasheet PDF文件第7页浏览型号AD7277的Datasheet PDF文件第9页浏览型号AD7277的Datasheet PDF文件第10页浏览型号AD7277的Datasheet PDF文件第11页 
PRELIMINARYTECHNICALDATA  
Preliminary Technical Data  
AD7276/AD7277/AD7278  
PIN FUNCTION DESCRIPTION  
Pin  
Mnemonic  
Function  
C S  
Chip Select. Active low logic input. This input provides the dual function of initiating  
conversion on the AD7276/AD7277/AD7278 and also frames the serial data transfer.  
Power Supply Input. The VDD range for the AD7276/AD7277/AD7278 is from +2.35V to  
+3.6V.  
VD D  
GND  
Analog Ground. Ground reference point for all circuitry on the AD7276/AD7277/AD7278.  
All analog input signals should be referred to this GND voltage.  
VIN  
Analog Input. Single-ended analog input channel. The input range is 0 to VDD.  
SDATA  
Data Out. Logic Output. The conversion result from the AD7276/AD7277/AD7278 is pro-  
vided on this output as a serial data stream. The bits are clocked out on the falling edge of  
the SCLK input. The data stream from the AD7276 consists of two leading zeros followed  
by the 12 bits of conversion data followed by two trailing zeros, which is provided MSB  
first. The data stream from the AD7277 consists of two leading zeros followed by the 10 bits  
of conversion data followed by four trailing zeros, which is provided MSB first. The data  
stream from the AD7278 consists of two leading zeros followed by the 8 bits of conversion  
data followed by six trailing zeros, which is provided MSB first.  
SCLK  
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part.  
This clock input is also used as the clock source for the AD7276/AD7277/AD7278's conver-  
sion process.  
REV. PrF  
8–  

与AD7277相关器件

型号 品牌 描述 获取价格 数据表
AD7277_15 ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277ARMZ ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277ARMZ-RL ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277AUJZ-500RL7 ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277AUJZ-RL7 ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277BRM ADI 3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277BRMZ ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277BRMZ-REEL ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277BUJ-REEL ADI 3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格

AD7277BUJZ-500RL7 ADI 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

获取价格