AD5532B
AC CHARACTERISTICS (VDD = +8 V to +16.5 V, VSS = –4.75 V to –16.5 V; AVCC = +4.75 V to +5.25 V; DVCC = +2.7 V to +5.25 V;
AGND = DGND = DAC_GND = 0 V; REF_IN = 3 V; OFF_IN = OV; All specifications TMIN to TMAX, unless otherwise noted.)
AD5532B-1
Parameter1
B Version2
Unit
Conditions/Comments
DAC AC CHARACTERISTICS3
Output Voltage Settling Time
OFFS_IN Settling Time
Digital-to-Analog Glitch Impulse
Digital Crosstalk
Analog Crosstalk
Digital Feedthrough
Output Noise Spectral Density @ 1 kHz
22
10
1
5
1
µs max
500 pF, 5 kΩ Load Full-Scale Change
500 pF, 5 kΩ Load; 0 V to 3 V Step
1 LSB Change Around Major Carry
µs max
nV-s typ
nV-s typ
nV-s typ
nV-s typ
nV/√Hz typ
0.2
400
ISHA AC CHARACTERISTICS
Output Voltage Settling Time3
Acquisition Time
3
16
5
µs max
µs max
nV-s typ
Outputs Unloaded
AC Crosstalk3
NOTES
1See Terminology section.
2B Version: Industrial temperature range –40°C to +85°C; typical at +25°C.
3Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
PARALLEL INTERFACE
Limit at TMIN, TMAX
Parameter1, 2
(B Version)
Unit
Conditions/Comments
t1
t2
t3
t4
t5
t6
0
0
50
50
20
7
ns min
ns min
ns min
ns min
ns min
ns min
CS to WR Setup Time
CS to WR Hold Time
CS Pulsewidth Low
WR Pulsewidth Low
A4–A0, CAL, OFFS_SEL to WR Setup Time
A4–A0, CAL, OFFS_SEL to WR Hold Time
NOTES
1See Parallel Interface Timing Diagram.
2Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.
SERIAL INTERFACE
Limit at TMIN, TMAX
Parameter1, 2
(B Version)
Unit
Conditions/Comments
3
fCLKIN
t1
t2
t3
t4
t5
t6
t74
t84
t9
14
28
28
15
50
15
5
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns min
ns min
SCLK Frequency
SCLK High Pulsewidth
SCLK Low Pulsewidth
SYNC Falling Edge to SCLK Falling Edge Setup Time
SYNC Low Time
DIN Setup Time
DIN Hold Time
5
SYNC Falling Edge to SCLK Rising Edge Setup Time for Readback
SCLK Rising Edge to DOUT Valid
SCLK Falling Edge to DOUT High Impedance
10th SCLK Falling Edge to SYNC Falling Edge for Readback
24th SCLK Falling Edge to SYNC Falling Edge for DAC Mode Write
SCLK Falling Edge to SYNC Falling Edge for Readback
20
60
400
400
7
t10
t11
t12
5
NOTES
1See Serial Interface Timing Diagrams.
2Guaranteed by design and characterization, not production tested.
3In ISHA mode the maximum SCLK frequency is 20 MHz and the minimum pulsewidth is 20 ns.
4These numbers are measured with the load circuit of Figure 2.
5SYNC should be taken low while SCLK is low for readback.
Specifications subject to change without notice.
–4–
REV. A