Datasheet > AD5381

AD5381

更新时间： 2024-11-22 21:54:55

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
36页	1639K
描述
40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD5381 数据手册

40-Channel, 3 V/5 V, Single-Supply,

12-Bit, Voltage Output DAC

AD5381

FEATURES

Guaranteed monotonic

INTEGRATED FUNCTIONS

Channel monitor

INL error: 1 LSB max

Simultaneous output update via LDAC

On-chip 1.25 V/2.5 V, 10 ppm/°C reference

Temperature range: –40°C to +85°C

Rail-to-rail output amplifier

Power-down

Package type: 100-lead LQFP (14 mm × 14 mm)

User Interfaces:

Clear function to user programmable code

Amplifier boost mode to optimize slew rate

User programmable offset and gain adjust

Toggle mode enables square wave generation

Thermal monitors

APPLICATIONS

Variable optical attenuators (VOA)

Level setting (ATE)

Optical micro-electro-mechanical systems (MEMs)

Control systems

Parallel

Serial (SPI®/QSPI™/MICROWIRE™/DSP compatible,

featuring data readback)

I²C® compatible

Instrumentation

FUNCTIONAL BLOCK DIAGRAM

DVDD (×3)

DGND (×3)

AVDD (×5)

AGND (×5)

DAC GND (×5)

REFGND

REFOUT/REFIN SIGNAL GND (×5)

SER/PAR

AD5381

1.25V/2.5V

REFERENCE

FIFO EN

CS/(SYNC/AD 0)

WR/(DCEN/AD 1)

SDO

DAC

REG 0

INPUT

REG 0

DAC 0

VOUT0

DB11/(DIN/SDA)

DB10/(SCLK/SCL)

DB9/(SPI/I2C)

DB8

m REG 0

c REG 0

FIFO

STATE

MACHINE

INTERFACE

CONTROL

LOGIC

INPUT

REG 1

DAC

DAC 1

DB0

CONTROL

LOGIC

REG 1

VOUT1

VOUT2

VOUT3

VOUT4

VOUT5

VOUT6

m REG 1

c REG 1

REG 0

REG 1

RESET

BUSY

CLR

INPUT

REG 6

DAC

DAC 6

REG 6

POWER-ON

RESET

m REG 6

c REG 6

INPUT

REG 7

DAC

0………V

OUT

DAC 7

REG 7

VOUT7

VOUT8

m REG 7

c REG 7

39-TO-1

MUX

VOUT38

×5

VOUT 39/MON_OUT

LDAC

Figure 1.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.326.8703

www.analog.com

12 3 4 5 6 7...36

中文翻译

下载PDF

与AD5381相关器件

型号	品牌	获取价格	描述	数据表
AD5381BST	ADI	获取价格	IC SERIAL, PARALLEL, WORD INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PQFP100, 14 X 14
AD5381BST-3	ADI	获取价格	40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5381BST-3-REEL	ADI	获取价格	40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5381BST-5	ADI	获取价格	32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5381BST-5-REEL	ADI	获取价格	40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5381BSTZ-3	ADI	获取价格	40-Channel 3 V/5 V Single-Supply 12-Bit Voltage-Output DAC
AD5381BSTZ-3-REEL	ADI	获取价格	40-Channel 3 V/5 V Single-Supply 12-Bit Voltage-Output DAC
AD5381BSTZ-5	ADI	获取价格	40-Channel, 3 V/5 V, Single-Supply 12-Bit, denseDAC
AD5381BSTZ-5-REEL	ADI	获取价格	40-Channel 3 V/5 V Single-Supply 12-Bit Voltage-Output DAC
AD5382	ADI	获取价格	32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC

与AD5381相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

AD5381

AD5381 数据手册

与AD5381相关器件

与AD5381相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD5381

AD5381 数据手册

与AD5381相关器件

与AD5381相关文章

您还可以找

您在本页遇到什么问题？