5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> AD5321BRTZ-REEL
AD5321BRTZ-REEL PDF预览

AD5321BRTZ-REEL

更新时间： 2024-01-13 17:34:29
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 565K
描述
SERIAL INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO6, ROHS COMPLIANT, MO-178AB, SOT-23, 6 PIN

阅读下载

中文翻译

获取价格

AD5321BRTZ-REEL 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：LSSOP, TSOP6,.11,37针数：6
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.36
最大模拟输出电压：5.499 V最小模拟输出电压：0.001 V
转换器类型：D/A CONVERTER输入位码：BINARY
输入格式：SERIALJESD-30 代码：R-PDSO-G6
JESD-609代码：e4长度：2.9 mm
最大线性误差 (EL)：0.3906%湿度敏感等级：1
位数：12功能数量：1
端子数量：6最高工作温度：105 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：LSSOP封装等效代码：TSOP6,.11,37
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3/5 V
认证状态：Not Qualified座面最大高度：1.45 mm
最大稳定时间：10 µs标称安定时间 (tstl)：8 µs
子类别：Other Converters最大压摆率：0.225 mA
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.95 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：1.6 mm
Base Number Matches：1

AD5321BRTZ-REEL 数据手册

 浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第15页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第16页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第17页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第19页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第20页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第21页 
AD5305/AD5315/AD5325  
SCL  
0
0
0
1
1
0
A0  
R/W  
X
X
LSB  
SDA  
START  
COND  
BY  
ACK  
BY  
AD53x5  
MSB  
ACK  
BY  
AD53x5  
ADDRESS BYTE  
POINTER BYTE  
MASTER  
SCL  
SDA  
MSB  
LSB  
0
0
0
1
1
0
A0  
R/W  
REPEATED  
START  
COND  
ACK  
BY  
AD53x5  
ACK  
BY  
MASTER  
ADDRESS BYTE  
DATA BYTE  
BY  
MASTER  
SCL  
SDA  
MSB  
LSB  
NO  
ACK  
BY  
STOP  
COND  
BY  
LEAST SIGNIFICANT DATA BYTE  
MASTER  
MASTER  
NOTE: DATA BYTES ARE THE SAME AS THOSE IN THE WRITE SEQUENCE EXCEPT THAT DON’T CARES ARE READ BACK AS 0s.  
Figure 34. Readback Sequence  
These parts contain an extra feature whereby the DAC register  
is not updated unless its input register has been updated since  
DOUBꢀE-BUFFERED INTERFACE  
The AD5305/AD5315/AD5325 DACs have double-buffered  
interfaces consisting of two banks of registers—input registers  
and DAC registers. The input register is directly connected to the  
input shift register and the digital code is transferred to the relevant  
input register on completion of a valid write sequence. The DAC  
register contains the digital code used by the resistor string.  
LDAC  
the last time that  
was brought low. Normally, when  
LDAC  
is brought low, the DAC registers are filled with the  
contents of the input registers. In the case of the AD5305/AD5315/  
AD5325, the part updates the DAC register only if the input  
register has been changed since the last time the DAC register  
was updated, thereby removing unnecessary digital crosstalk.  
LDAC  
Access to the DAC register is controlled by the  
bit. When  
bit is set high, the DAC register is latched and,  
therefore, the input register can change state without affecting  
LDAC  
POWER-DOWN MODES  
LDAC  
the  
The AD5305/AD5315/AD5325 have very low power consumption,  
dissipating typically 1.5 mW with a 3 V supply and 3 mW with  
a 5 V supply. Power consumption can be further reduced when  
the DACs are not in use by putting them into one of three  
power-down modes, which are selected by Bit 15 and Bit 14  
(PD1 and PD0) of the data byte. Table 8 shows how the state of  
the bits corresponds to the mode of operation of the DAC.  
the contents of the DAC register. However, when the  
bit  
is set low, the DAC register becomes transparent and the  
contents of the input register are transferred to it.  
This is useful if the user requires simultaneous updating of all  
DAC outputs. The user can write to three of the input registers  
LDAC  
individually and then, by setting the  
bit low when  
Table 8. PD1/PD0 Operating Modes  
writing to the remaining DAC input register, all outputs update  
simultaneously.  
PD1  
PD0  
Operating Mode  
0
0
1
1
0
1
0
1
Normal Operation  
Power-Down (1 kΩ load to GND)  
Power-Down (100 kΩ load to GND)  
Power-Down (three-state output)  
Rev. G | Page 18 of 24  
 
 
 
 
1...15161718192021...24

中文翻译

下载PDF

AD5321BRTZ-REEL 替代型号

型号 品牌 替代类型 描述 数据表
AD5321BRT-REEL ADI

类似代替

 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

与AD5321BRTZ-REEL相关器件

型号 品牌 获取价格 描述 数据表
AD5321BRTZ-REEL1 ADI

获取价格

 		2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo
AD5321BRTZ-REEL71 ADI

获取价格

 		2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo
AD5322 ADI

获取价格

 		+2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
AD5322ARM ADI

获取价格

 		2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V
AD5322ARM ROCHESTER

获取价格

 		SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO10, MO-187BA, MSOP-10
AD5322ARM-REEL7 ADI

获取价格

 		2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V
AD5322ARM-REEL7 ROCHESTER

获取价格

 		SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO10, MO-187BA, MSOP-10
AD5322ARMZ ADI

获取价格

 		2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V
AD5322ARMZ-REEL7 ADI

获取价格

 		2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V
AD5322BRM ADI

获取价格

 		+2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs

与AD5321BRTZ-REEL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证