5秒后页面跳转
AD5305ARMZ1 PDF预览

AD5305ARMZ1

更新时间: 2022-04-22 01:54:01
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 565K
描述
2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

AD5305ARMZ1 数据手册

 浏览型号AD5305ARMZ1的Datasheet PDF文件第18页浏览型号AD5305ARMZ1的Datasheet PDF文件第19页浏览型号AD5305ARMZ1的Datasheet PDF文件第20页浏览型号AD5305ARMZ1的Datasheet PDF文件第22页浏览型号AD5305ARMZ1的Datasheet PDF文件第23页浏览型号AD5305ARMZ1的Datasheet PDF文件第24页 
AD5305/AD5315/AD5325  
AD5305/AD5315/AD5325 AS A DIGITAꢀꢀY  
PROGRAMMABꢀE WINDOW DETECTOR  
POWER SUPPꢀY DECOUPꢀING  
In any circuit where accuracy is important, careful  
consideration of the power supply and ground return layout  
helps to ensure the rated performance. The printed circuit  
board on which the AD5305/AD5315/AD5325 is mounted  
should be designed so that the analog and digital sections are  
separated and confined to certain areas of the board. If the  
AD5305/AD5315/AD5325 is in a system where multiple devices  
require an AGND-to-DGND connection, the connection  
should be made at one point only. The star ground point should  
be established as close as possible to the device. The AD5305/  
AD5315/AD5325 should have ample supply bypassing of 10 μF  
in parallel with 0.1 μF on the supply located as close to the  
package as possible, ideally right up against the device. The  
10 μF capacitors are the tantalum bead type. The 0.1 μF  
capacitor should have low effective series resistance (ESR) and  
effective series inductance (ESI), such as the common ceramic  
types that provide a low impedance path to ground at high  
frequencies to handle transient currents due to internal logic  
switching.  
A digitally programmable upper/lower limit detector using two  
of the DACs in the AD5305/AD5315/AD5325 is shown in  
Figure 39. The upper and lower limits for the test are loaded to  
DAC A and DAC B, which, in turn, set the limits on the CMP04. If  
the signal at the VIN input is not within the programmed window,  
an LED indicates the fail condition. Similarly, DAC C and DAC D  
can be used for window detection on a second VIN signal.  
5V  
0.1µF  
10µF  
1k  
1kΩ  
V
IN  
PASS  
FAIL  
V
V
DD  
REF  
REFIN  
V
A
B
OUT  
1/2  
AD5305/  
AD5315/  
SDA AD53251  
1/2  
CMP04  
PASS/FAIL  
1/6 74HC05  
DIN  
SCL  
SCL  
V
OUT  
GND  
1
ADDITIONAL PINS OMITTED FOR CLARITY.  
The power supply lines of the AD5305/AD5315/AD5325  
should use as large a trace as possible to provide low impedance  
paths and reduce the effects of glitches on the power supply  
line. Fast switching signals such as clocks should be shielded  
with digital ground to avoid radiating noise to other parts of the  
board, and should never be run near the reference inputs. A  
ground line routed between the SDA and SCL lines helps reduce  
crosstalk between them (not required on a multilayer board as  
there is a separate ground plane, but separating the lines does help).  
Figure 39. Window Detection  
COARSE AND FINE ADJUSTMENT USING THE  
AD5305/AD5315/AD5325  
Two of the DACs in the AD5305/AD5315/AD5325 can be paired  
together to form a coarse and fine adjustment function, as shown  
in Figure 40. DAC A is used to provide the coarse adjustment  
while DAC B provides the fine adjustment. Varying the ratio of  
R1 and R2 changes the relative effect of the coarse and fine  
adjustments. With the resistor values and external reference shown  
in Figure 40, the output amplifier has unity gain for the DAC A  
output. As a result, the output range is 0 V to 2.5 V − 1 LSB. For  
DAC B, the amplifier has a gain of 7.6 × 10−3, giving DAC B a  
range equal to 19 mV. Similarly, DAC C and DAC D can be  
paired together for coarse and fine adjustment.  
Avoid crossover of digital and analog signals. Traces on  
opposite sides of the board should run at right angles to each  
other. This reduces the effects of feedthrough through the  
board. A microstrip technique is by far the best, but is not  
always possible with a double-sided board. In this technique,  
the component side of the board is dedicated to ground plane  
while signal traces are placed on the solder side.  
The circuit is shown with a 2.5 V reference, but reference  
voltages up to VDD can be used. The op amps indicated allows  
a rail-to-rail output swing.  
V
= 5V  
DD  
R3  
R4  
51.2k  
390Ω  
10µF  
0.1µF  
5V  
V
IN  
V
OUT  
V
DD  
EXT  
REF  
GND  
V
A
V
REFIN  
OUT  
AD820/  
OP295  
OUT  
R1  
390Ω  
1µF  
1/2  
AD5305/  
AD5315/  
AD53251  
AD780/REF192  
WITH V = 5V  
DD  
V
B
OUT  
R2  
51.2kΩ  
GND  
1
ADDITIONAL PINS OMITTED FOR CLARITY.  
Figure 40. Coarse/Fine Adjustment  
Rev. G | Page 21 of 24  
 
 
 

与AD5305ARMZ1相关器件

型号 品牌 获取价格 描述 数据表
AD5305ARMZ-REEL71 ADI

获取价格

2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRM ADI

获取价格

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRM-REEL ADI

获取价格

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRM-REEL7 ADI

获取价格

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRMZ ADI

获取价格

2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRMZ1 ADI

获取价格

2.5 V to 5.5 V, 500 μA, 2-Wire Interface Int
AD5305BRMZ-REEL7 ADI

获取价格

2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRMZ-REEL71 ADI

获取价格

2.5 V to 5.5 V, 500 μA, 2-Wire Interface Int
AD5306 ADI

获取价格

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5306ARU ADI

获取价格

2.5 V to 5.5 V, 400 μA, 2-Wire Interface, Qu