5秒后页面跳转
AD5301BRTZ-500RL7 PDF预览

AD5301BRTZ-500RL7

更新时间: 2024-01-01 06:57:30
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管转换器
页数 文件大小 规格书
24页 473K
描述
2.5 V to 5.5 V, 120 µA, 2-Wire Interface, Voltage-Output 8-Bit DAC

AD5301BRTZ-500RL7 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:LSSOP, TSOP6,.11,37针数:6
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.15
最大模拟输出电压:5.499 V最小模拟输出电压:0.001 V
转换器类型:D/A CONVERTER输入位码:BINARY
输入格式:SERIALJESD-30 代码:R-PDSO-G6
JESD-609代码:e4长度:2.9 mm
最大线性误差 (EL):0.3906%湿度敏感等级:1
位数:8功能数量:1
端子数量:6最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3/5 V
认证状态:Not Qualified座面最大高度:1.45 mm
最大稳定时间:8 µs标称安定时间 (tstl):6 µs
子类别:Other Converters最大压摆率:0.25 mA
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1.6 mm
Base Number Matches:1

AD5301BRTZ-500RL7 数据手册

 浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第15页浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第16页浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第17页浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第19页浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第20页浏览型号AD5301BRTZ-500RL7的Datasheet PDF文件第21页 
AD5301/AD5311/AD5321  
Data Sheet  
APPLICATIONS NOTES  
R2  
10kΩ  
USING THE REF193/REF195 AS A POWER SUPPLY  
Because the supply current required by the AD5301/AD5311/  
AD5321 is extremely low, the user has an alternative option to  
employ a REF195 voltage reference (for 5 V) or a REF193 voltage  
reference (for 3 V) to supply the required voltage to the device  
(see Figure 36).  
+5V  
R1  
10kΩ  
±5V  
+5V  
AD820/  
OP295  
AD5301/  
AD5311/  
AD5321  
–5V  
V
V
OUT  
DD  
5V  
REF195  
10µF  
0.1µF  
150µA TYP  
V
DD  
V
= 0V TO 5V  
OUT  
2-WIRE  
SERIAL  
INTERFACE  
SDA  
SCL  
AD5301/  
AD5311/  
AD5321  
2-WIRE SERIAL  
INTERFACE  
Figure 37. Bipolar Operation with the AD5301/AD5311/AD5321  
The output voltage for any input code can be calculated as  
Figure 36. REF195 as Power Supply to AD5301/AD5311/AD5321  
V
OUT = ((VDD × (D/2N) × R1 + R2)/R1) − VDD × (R2/R1))  
This is especially useful if the power supply is quite noisy or if  
the system supply voltages are at some value other than 5 V or  
3 V (for example, 15 V). The REF193/REF195 output a steady  
supply voltage for the AD5301/AD5311/AD5321. If the low  
dropout REF195 is used, it needs to supply a current of 150 μA  
to the AD5301/AD5311/AD5321. This is with no load on the  
output of the DAC. When the DAC output is loaded, the REF195  
also needs to supply the current to the load.  
where:  
D is the decimal equivalent of the code loaded to the DAC.  
N is the DAC resolution.  
With VDD = 5 V, R1 = R2 = 10 kΩ,  
V
OUT = (10 × D/2N) − 5 V  
MULTIPLE DEVICES ON ONE BUS  
Figure 38 shows four AD5301 devices on the same serial bus.  
Each has a different slave address since the state of their A0  
and A1 pins is different. This allows each DAC to be written to  
or read from independently. The master device output bus line  
drivers are open-drain, pull-downs in a fully I2C-compatible  
interface.  
The total current required (with a 2 kΩ load on the DAC output  
and full scale loaded to the DAC) is  
150 μA + (5 V/2 kΩ) = 2.65 mA  
The load regulation of the REF195 is typically 2 ppm/mA,  
which results in an error of 5.3 ppm (26.5 μV) for the 2.65 mA  
current drawn from it. This corresponds to a 0.00136 LSB error.  
CMOS DRIVEN SCL AND SDA LINES  
BIPOLAR OPERATION USING THE AD5301/  
AD5311/AD5321  
For single or multisupply systems where the minimum SCL  
swing requirements allow it, a CMOS SCL driver may be used,  
and the SCL pull-up resistor can be removed, making the SCL  
bus line fully CMOS compatible. This reduces power consump-  
tion in both the SCL driver and receiver devices. The SDA line  
remains open-drain, I2C compatible.  
The AD5301/AD5311/AD5321 has been designed for single-  
supply operation, but a bipolar output range is also possible  
using the circuit in Figure 37. The circuit below gives an output  
voltage range of 5 V. R a i l -to-rail operation at the amplifier  
output is achievable using an AD820 or an OP295 as the output  
amplifier.  
Further changes, in the SDA line driver, may be made to make  
the system more CMOS compatible and save more power. As  
the SDA line is bidirectional, it cannot be made fully CMOS  
compatible. A switched pull-up resistor can be combined with  
a CMOS device with an open-circuit (three-state) input such  
that the CMOS SDA driver is enabled during write cycles and  
I2C mode is enabled during shared cycles, that is, readback,  
acknowledge bit cycles, start conditions, and stop conditions.  
Rev. C | Page 18 of 24  
 
 
 
 
 
 
 

AD5301BRTZ-500RL7 替代型号

型号 品牌 替代类型 描述 数据表
AD5301BRTZ-REEL7 ADI

完全替代

2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5301BRT-500RL7 ADI

完全替代

2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

与AD5301BRTZ-500RL7相关器件

型号 品牌 获取价格 描述 数据表
AD5301BRTZ-500RL71 ADI

获取价格

2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo
AD5301BRTZ-REEL1 ADI

获取价格

2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo
AD5301BRTZ-REEL7 ROCHESTER

获取价格

SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO6, ROHS COMPLIANT, MO-178AB, SOT-
AD5301BRTZ-REEL7 ADI

获取价格

2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5301BRTZ-REEL71 ADI

获取价格

2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo
AD5302 ADI

获取价格

+2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
AD5302_11 ADI

获取价格

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V
AD53020 ADI

获取价格

Four Channel ECL Delay Line
AD53020JP ADI

获取价格

IC ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQCC44, PLASTIC, LCC-44, Delay Line
AD5302ARM ADI

获取价格

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V