5秒后页面跳转
AD53/009-9 PDF预览

AD53/009-9

更新时间: 2024-02-10 09:47:59
品牌 Logo 应用领域
亚德诺 - ADI GSM
页数 文件大小 规格书
8页 65K
描述
GSM Baseband Processing Chipset

AD53/009-9 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:QFP
包装说明:LOW PROFILE, PLASTIC, TQFP-80针数:80
Reach Compliance Code:unknown风险等级:5.76
JESD-30 代码:S-PQFP-G80JESD-609代码:e0
长度:14 mm湿度敏感等级:NOT SPECIFIED
功能数量:1端子数量:80
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:COMMERCIAL
座面最大高度:1.6 mm表面贴装:YES
技术:CMOS电信集成电路类型:TELECOM CIRCUIT
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

AD53/009-9 数据手册

 浏览型号AD53/009-9的Datasheet PDF文件第2页浏览型号AD53/009-9的Datasheet PDF文件第3页浏览型号AD53/009-9的Datasheet PDF文件第4页浏览型号AD53/009-9的Datasheet PDF文件第5页浏览型号AD53/009-9的Datasheet PDF文件第6页浏览型号AD53/009-9的Datasheet PDF文件第7页 
GSM  
a
Baseband Processing Chipset  
AD20msp410  
SYSTEM ARCH ITECTURE  
FEATURES  
Passed European GSM Phase I Type Approval  
Com plete Baseband Processing Chipset Perform s:  
Speech Coding/ Decoding, According to GSM 06.XX  
DTMF and Call Progress Tone Generation  
Equalization w ith 16-State Viterbi, Soft Decision  
Channel Coding/ Decoding According to GSM 05.03  
All ADC and DAC Interface Functions  
Includes all Radio, Auxiliary and Voice Interfaces  
Support for GSM Data Services  
ALGORITHM  
BASEBAND  
SIGNAL  
CONVERTER  
PROCESSOR  
RADIO  
SUBSYSTEM  
BBC  
ASP  
PHYSICAL  
LAYER  
PROCESSOR  
PLP  
µC  
Em bedded 16-Bit Microcontroller  
AD20msp410  
GSM CHIPSET  
Layer 1 Softw are Provided w ith Chipset  
Full Phase 2 Protocol Stack Softw are Available  
Integrated SIM- and Keyboard Interface  
Ultralow Pow er Design  
2.7 V Operating Voltage  
Intelligent Pow er Managem ent Features  
Up to 70 Hours Standby Tim e Achievable  
J TAG-Boundary Scan  
512K x 16  
ROM  
128K x 8  
RAM  
2K x 8  
EEPROM  
DISPLAY  
KEYPAD  
SIM  
Full Reference Design Available  
Three TQFP Devices, Occupying Less than 12 cm 2  
APPLICATIONS  
GSM/ DCS1800 Mobile Radios and PCMCIA Cards  
GENERAL D ESCRIP TIO N  
preprogrammed ROM, no user programming is required. T he  
ASP implements full rate speech transcoding according to GSM  
specifications, including Discontinuous T ransmission (DT X)  
and Comfort Noise Insertion (CNI). A high performance soft-  
decision Viterbi equalizer is also implemented in software,  
embedded in the ROM.  
T he Analog Devices GSM baseband processing chipset provides  
a competitive solution for GSM based mobile radio systems. It  
is designed to be fully integrated, easy to use, and compatible  
with a wide range of product solutions. GSM phones using this  
chipset and its accompanying Layer 1, 2, 3 software have passed  
the European GSM full type approval process.  
P hysical Layer P r ocessor (P LP )  
T he chipset consists of three highly integrated, sub-micron, low  
power CMOS components that form the core baseband signal  
processing of the GSM handset. T he system architecture is  
designed to be easily integrated into current designs and form  
the basis of next generation of designs.  
T he PLP combines application specific hardware and an  
embedded 16-bit microcontroller (H itachi H 8/300H ) to  
perform channel coding and decoding and execute the protocol  
stack and user software. T he embedded processor executes the  
Layer 1, 2, 3 and user MMI software. T he PLP can control all  
powerdown functions of the other chips and memory support  
components to achieve maximum power savings.  
T he chipset uses an operating voltage of 2.7 V to 3.6 V, which  
coupled with the extensive power management features,  
significantly reduces the drain on battery power and extends the  
handset’s talktime and standby time.  
Baseband Conver ter (BBC)  
T he BBC performs the voiceband and baseband analog-to-  
digital and digital-to-analog conversions, interfacing the digital  
sections of the chipset to the microphone, loudspeaker and radio  
section. In addition, the BBC contains all the auxiliary convert-  
ers for burst-ramping, AFC, AGC, battery and temperature  
monitoring. T he chipset interfaces directly with a variety of  
industry standard radio architectures and supplies all the  
synthesizer and timing control signals.  
CH IP SET CO MP O NENTS  
Algor ithm Signal P r ocessor (ASP )  
T he ASP is an application specific variant of the ADSP-2171  
standard DSP from Analog Devices. It has been optimized to  
meet the cost, size and power consumption requirements of  
GSM mobile applications. All necessary memory to run the  
GSM specific programs is provided on-chip and with its  
REV. 0  
Inform ation furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assum ed by Analog Devices for its  
use, nor for any infringem ents of patents or other rights of third parties  
which m ay result from its use. No license is granted by im plication or  
otherwise under any patent or patent rights of Analog Devices.  
© Analog Devices, Inc., 1996  
One Technology Way, P.O. Box 9106, Norw ood, MA 02062-9106, U.S.A.  
Tel: 617/ 329-4700  
Fax: 617/ 326-8703  

与AD53/009-9相关器件

型号 品牌 描述 获取价格 数据表
AD530 ADI Integtated Circuit Multiplier,Divider,Squarer,Square Rooster

获取价格

AD5300 ADI +2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 8-Bit DAC in an SOT-23

获取价格

AD5300* ADI +2.7 V to +5.5 V. 140 uA. Rail-to-Rail Output 8-Bit DAC in an SOT-23

获取价格

AD5300BCHIPS ADI IC SERIAL INPUT LOADING, 4 us SETTLING TIME, 8-BIT DAC, UUC, Digital to Analog Converter

获取价格

AD5300BRM ADI +2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 8-Bit DAC in an SOT-23

获取价格

AD5300BRM-REEL ADI +2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 8-Bit DAC in an SOT-23

获取价格