5秒后页面跳转
ACS8944T PDF预览

ACS8944T

更新时间: 2024-02-22 19:36:58
品牌 Logo 应用领域
商升特 - SEMTECH ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
页数 文件大小 规格书
24页 468K
描述
Jitter Attenuating, Multiplying Phase Locked Loop for OC-12/STM-4

ACS8944T 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN,针数:48
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.4应用程序:SONET;SDH
JESD-30 代码:S-XQCC-N48JESD-609代码:e3
长度:7 mm湿度敏感等级:1
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7 mmBase Number Matches:1

ACS8944T 数据手册

 浏览型号ACS8944T的Datasheet PDF文件第17页浏览型号ACS8944T的Datasheet PDF文件第18页浏览型号ACS8944T的Datasheet PDF文件第19页浏览型号ACS8944T的Datasheet PDF文件第21页浏览型号ACS8944T的Datasheet PDF文件第22页浏览型号ACS8944T的Datasheet PDF文件第23页 
ACS8944 JAM PLL  
ADVANCED COMMUNICATIONS  
Thermal Conditions  
FINAL  
DATASHEET  
Although not essential for the ACS8944, one technique  
that may be used to improve heat dissipation from  
through the large centre pad is to include a thermal  
landing the same size as the centre pad on the  
component side of the board (and one on the opposite  
side of the PCB) connected to analog ground using a  
number of thermal vias, approximately 0.33mm diameter.  
These vias should be completely connected (flooded over)  
to the thermal landing(s) as well as to internal ground  
planes if using a multilayer PCB. 3 x 3 vias pitched at 1.27  
mm between via centres would be more than sufficient for  
the ACS8944 if this method were adopted.  
The device is rated for full temperature range when this  
package is used with a 4-layer or more PCB. Copper  
coverage must exceed 50%. All pins must be soldered to  
the PCB. Maximum operating temperature must be  
reduced when the device is used with a PCB with less than  
these requirements.  
The device includes a large thermal die paddle which  
must be soldered to the PCB in addition to the pins for  
improved thermal dissipation characteristics and to  
strengthen the mechanical connection to the PCB.  
Figure 16 Typical 48 Pin QFN PCB Footprint  
Revision 3/November 2006 © Semtech Corp.  
Page20  
www.semtech.com  

与ACS8944T相关器件

型号 品牌 描述 获取价格 数据表
ACS8946 SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4

获取价格

ACS8946EVB SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4

获取价格

ACS8946T SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4

获取价格

ACS8947T SEMTECH Jitter Attenuating, Multiplying Phase-Locked Loop with Automatic Input Switch and Data Res

获取价格

ACS9010 SEMTECH 4 x E1/T1 Fiber Mux/De-mux over One Fiber Optic Cable

获取价格

ACS9020 SEMTECH Interface Circuit, PQFP64, TQFP-64

获取价格

ACS9510 IQD TCXO Specification

获取价格

ACS9520PB SEMTECH ADVANCED COMMS PRODUCT GROUP

获取价格

ACS9520T IQD TCXO Specification

获取价格

ACS9522PB SEMTECH ADVANCED COMMS PRODUCT GROUP

获取价格